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Smart power supply grids may be required to link future energy production and consumers. 
Multilevel converters are a building block for smart grids. There are several structures of 
multilevel converters, for example the Neutral Point Clamped (NPC), the Flying Capacitor 
Circuit and the Cascaded H-Bridge (CHB) converter. The modular structure of the CHB 
multilevel converter makes it one of the best options for smart grids. Using modular converter 
structures reduces production and maintenance costs.  
 
Implementation of efficient and fast controllers for multilevel converters requires accurate 
measurement of the voltages and currents for the system feedback loops. Knowledge of the DC 
link voltages is necessary to construct voltage control loops. In a typical CHB multilevel 
converter there are many DC links which means that a lot of voltage transducers maybe required. 
Voltage transducers at medium voltage are not easy to implement and add to system cost.  
 
This thesis presents an efficient way to observe the DC link voltages and hence eliminate the cost 
associated with voltage transducers. A “Sliding Mode Observer (SMO) using the Equivalent 
Control Method” has been chosen because of its robustness against system uncertainties. 
Simulation and practical work has been performed on a three-phase, three-cell multilevel 
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Today’s electric power generation systems convert about 33 percent of fuel energy into 
electricity [1]. The other 67 percent is dissipated as heat without recovery. Eight percent of 
this power is dissipated in the transmission lines. Twenty percent of the generation capacity is 
only for peak load demand, which is only five percent of the time [1].  
 
Hydro, thermal and nuclear power generation are three major types currently being used. 
Hydro power plants have no pollution during operation but they cause significant 
environmental and often societal impacts during construction. Possible locations for hydro 
power plants depend on river locations. Significant construction and operational cost, as well 
as high pollution mean that thermal power plants are becoming a major problem. Nuclear 
power plants with existing technology are soon to be retired and they are not currently being 
replaced at a significant rate [2].  
 
Environmental concerns mandate that thermal and nuclear power plants must be located far 
away from cities. This requires the construction of large, complex and expensive power 
transmission lines that causes ecological and environmental problems [2]. Construction of 




hydro, thermal and nuclear power plants are time consuming and very expensive. In today’s 
competitive energy market only a few corporations are capable of spending such an amount of 
money with pay-back period measured in decades.  
 
Most of fossil fuels are located in limited areas on earth. Extraction and transportation of 
fossil fuels to other areas is costly and polluting. The depletion of fossil fuel stocks threatens 
the security and sustainability of future electric energy.  
     
Commercial, environmental and security problems are primary drivers for the growth of 
distributed generation (DG). Any electric power production technology that is integrated 
within distribution network can be classified as DG. DG units can either be grid connected or 
independent of the grid. DG can be categorized into nonrenewable and renewable types. 
Internal combustion engines, combined cycle engines, combustion turbines, micro turbines 
and fuel cells are all nonrenewable forms of DG production technologies.  
 
Solar, wind, geothermal and ocean are all renewable forms of DG production technologies. 
Renewable energy sources are inexhaustible, nonpolluting, diverse in resources and available 
almost everywhere so they may be the best option for a secure and sustainable energy supply 
infrastructure. Construction of renewable DG units is fast and cheap compared to central 
power plants and this choice limits the green house gas (GHG) emissions. The use of local 
renewable energy sources also eliminates the need for construction of new transmission 
circuits and large central power plants in some cases. This is not always the case as for large 
offshore wind farms, it is necessary to have long transmission lines.  
 
DG is a cost effective way to improve the power quality and the reliability of power network. 
DG can be distributed around distribution network and failure of one unit therefore has 
limited impact on whole system. However there are still some economical and technical 
challenges in the integration of DG with distribution power network. Electricity from 
renewable sources is still generally more expensive than energy from fossil fuel sources, but it 
may be less expensive if we consider the environmental costs, health costs and energy 
security costs.  




The electric energy produced by renewable sources often fluctuates, which can have a bad 
effect on grid. Therefore there is a need for additional power electronic based interfaces to 
enable connection. Optimal location of DG units in existing distribution networks is another 
important issue for active network design. Stability studies were not usually considered in 
design of existing passive distribution networks because they will remain stable under most 
conditions assuming that the transmission network is stable [2][3][4][5]. 
 
Figure 1.1 shows a diagram of an existing power system. Power flow is unidirectional from 
source to consumer. In an active network the power flow could be bi-directional. Figure 1.2 
shows a possible structure for a future active network. In such a network new integrated 
active management (AM) schemes, as well as new distribution and protection technologies, 
are required.  
 
System monitoring, communications and data management will play an important role in 
future grids. Power electronic converters using fast semiconductor switches and high speed 
real time controllers are capable of implementing integrated, advanced and complex control 




Figure 1.1: Existing passive electric power system with unidirectional power flow 
 
The majority of power system problems occur in the distribution network, so it is necessary to 
make distribution networks smart to achieve a secure electricity supply [9].  




One project leading towards the realization of a power electronic based substation is 
UNIFLEX-PM (Advanced Power Converters for Universal and Flexible Power Management 




Figure 1.2: Next generation active network structure 
 
 
The strategic objective of UNIFLEX-PM is to help to secure clean, economic and sustainable 
electrical energy. One of the suggested topologies for the UNIFLEX-PM concept is shown in 
figure 1.3. The objective of the multi-cellular, multilevel power converter is to develop 
advanced power conversion technique to meet future needs of electricity networks.  
 
The power converter also can assist in the optimized connection of distributed energy sources, 
integration and management of energy storage, optimized utilization of the transmission and 
distribution infrastructure, maintaining a high quality of supply and coordinated control across 
the network. The main characteristics that make this topology a unique choice for power 
system applications is the modular structure and the interleaved connection between phases at 
the different ports. 


























 (a): Grid connection of three-port Uniflex-PM converter 
 
 
(b): Converter topology 
 
Figure 1.3:  The 3-port UNIFLEX-PM converter 




By having an interleaved connection between phases, this converter is able to operate under 
unbalanced conditions on one port while maintaining balance on the other ports. There are 12 
AC-DC-DC-AC modules in the example three-phase three-port structure shown in figure 1.3. 
The DC-DC converters provide galvanic isolation through a medium frequency transformer. 
The structure of a DC-DC converter is shown in figure 1.4. 
 
 
Figure 1.4:  The DC-DC converter module 
 
The 3-port power converter structure in figure1.3 could be capable of providing the following 
functions in a power network [11]: 
 
x Voltage ratio adjustment 
x Frequency changing 
x Phase changing 
x Asymmetric load current cancellation 
x Voltage asymmetry cancellation 
x Reactive power control 
x Active power control 
x Harmonic cancellation 
x UPFC like functionality 
 
To achieve any of these functions, a number of control loops are required. These control loops 
include a current control loop, voltage control loop and capacitor balance loop implemented at 
port-A, a current control loop implemented at port-B and a current control loop at port-C. To 
implement the voltage control and capacitor balance loops a knowledge of all DC link 
voltages are necessary. At port-A in figure1.3 there are 12 capacitors, so 12 voltage 
transducers are required. Voltage transducers at medium voltage ratings are not easily to 




implement and they can be expensive. This thesis presents an observation method for 
measuring the capacitor voltages to eliminate the need for DC link voltage measurements.   
 

(a) The grid connection 
 

(b) The two-port power converter topology 
 









1.1 Thesis Objectives 
 
The main objective of this thesis is to choose and practically implement an efficient and 
robust dc-link voltage observer for the two-port power converter. Several observers including 
Luenberger Observer, Standard Kalman Filter (SKF), Extended Kalman Filter (EKF), Sliding 
Mode observer (SMO) and Sliding mode observer using the equivalent control method have 
been considered to be used in the two-port power converter. The main contribution of this 
thesis is to address the challenges of the capacitor voltage observation in the two-port power 
converter that are: 
 
x Complex structure of the power converter doesn’t allow having exact mathematical 
model of the system hence an approximated model of system has been used to 
construct the observer equations. 
 
x The magnetizing and core loss currents in the medium frequency transformers of the 
DC-DC converters introduce error in the output current measurements. 
 
x In practical cases the capacitance value are different from the nominal value and there 
is always uncertainty in capacitance. 
 
x The system observability depends on the power converter switching states. The dc-
link voltages are observable during a very small fraction of a switching period. The 
duration of observable states decreases as the number of cascaded H-bridges increases. 
 
Therefore it is necessary to use an observer which is robust to uncertainties in the system 
model and parameter as well as measurement error. Several papers have been published in the 
field of dc-link voltage observation in multilevel power converters. An example of the dc-link 
voltage observation in a multicell power converter has been presented in [68]. The structure of 
a multicell power converter isn’t complex and an exact mathematical model of the system can 
be used to develop the observer equations. Also there is no transformer in the structure of a 
multicell inverter to have magnetizing and core loss currents. Therefore in a multicell power 
converter there is no uncertainty in system model or parameters.  




In order to select and implement an efficient observer for power converter, the performance of 
each type of observer in presence of uncertainty in the system model or parameters should be 
studied. The Luenberger observer isn’t robust to uncertainty in the system model or 
parameters. The Kalman filter robustness to parameter uncertainty depends on the accurate 
value of the process and the measurement noise covariance matrices. Incorrect covariance 
matrices will reduce the robustness to parameter uncertainty and external noise [69]. The 
practical implementation of Extended Kalman Filter (EKF) involves significant numerical 
complexity [69]. The traditional sliding mode observer has no robustness to uncertainty in 
system parameters. The SMO using the equivalent control method is robust against some 
uncertainty in system model or parameters and it is easy to implement.  
 
In [68] a traditional sliding mode observer has been used for dc-link voltage observation in a 
multicell inverter as there is no uncertainty in system model or parameters. Obviously 
traditional SMO would not be a good choice for the two-port power converter. In this thesis a 
“Sliding Mode Observer (SMO) via Equivalent Control Method” has been chosen and 
implemented on a two-port configuration, shown in figure 1.5. The selected observer 
generates precise observer results in presence of model uncertainty introduced by DC-DC 
converters.  
 
The circuit in figure 1.5 is a subset of the full UNIFLEX-PM topology and has been chosen to 
demonstrate the functionality of the observer and this will be justified in chapters two and 
five.  
 
1.2 Thesis plan 
 
Chapter two presents the complete converter design and simulation results. Implementation of 
voltage and current control loops, as well as the design of the capacitor voltage balancer, is 
described in this section. The converter modulation technique is also presented. The design of 
the DC-DC converter and control is explained. Finally simulation results are presented. 
  
Chapter three presents a theoretical study on sliding mode observers. The sliding mode 
observer via equivalent control method is introduced. A comparison is made between sliding 




mode observers using sgn() and sat() functions. A stability study is presented on the observer 
in sliding mode and finally simulation results are presented for the observer operation. 
     
Chapter four presents the simulation results of sliding mode observer applied to the 
UNIFLEX-PM power converter. The converter observable states are considered and presented 
based on converter switching states. The effect of DC-DC converters on system and observer 
equations is examined. Sliding mode observer equations for the two port converter is 
developed and simulation results are presented. 
 
Chapter five describes the experimental power converter and associated control platform. 
Details of the H-bridge power circuit cards and selected IGBT devices are presented. Design 
of the high frequency analog controller card for DC-DC converter is also described. Details of 
the optical interface card used between FPGA and H-bridge cards, as well as voltage and 
current transducers are presented. The structure of the control platform including the DSP, 
FPGA and HPI-daughtercard are described. The implementation of the controller and 
observer equation on DSP and FPGA are presented. Finally the practical results of converter 
including converter voltage and current as well as dc-link voltages across DC-DC converters 
are presented. 
 
Chapter six presents the experimental implementation of the sliding mode observer on power 
converter. Finally the practical results of power converter DC voltage observation are 
presented. 
 
Chapter seven presents a conclusion for whole project including the observer design and 
implementation. 










Converter Design and Simulation 
 
2.1. Introduction 
This chapter presents the design and simulation of the converter and associated control for the 
two-port power converter. The converter modelling and the implementation of the control 
loops are described. A controller is used to control both active and reactive power flow at the 
ports of the power converter. PI regulators are used in voltage and current control loops, as 
well in the control of the capacitor voltage balancers. DQ transformations are used to 
decouple the system equations. The converter is modulated using a Phase Shifted Cascaded 
PWM technique.  A brief introduction for the DC-DC converter and associated control is also 
presented. Finally, simulation results for the complete converter are presented.  
 
2.2. Power converter structure 
The structure of the two-port power converter is shown in figure 2.1. The main characteristic 
of this power converter is the modular structure and the interleaved connection between 




phases at the different ports. Maintenance and control of modular structure is relatively easy, 
fast and cost effective. Also, by having an interleaved connection between phases, this 
converter is able to operate under unbalanced conditions on one port while maintaining 
balance on the other ports.  
 
 















b) The two-port power converter topology. 
 
 
 (c) The DC-DC converter topology. 
 
Figure 2.1: The 2-port power converter 




Out of the main multilevel power converter structures (Diode-Clamped Inverter, Capacitor-
Clamped inverter, Cascaded H-Bridge Inverter and M2C), are the M2C and cascaded H-
bridge multilevel converter that have a modular structure [12][13][14][15][64][65][66][67].   
 
2.3. H-Bridge converter 
The H-bridge converter topology is shown in figure 2.2. The power flow in an H-bridge 
converter is bi-directional and the H-bridge converter can be used as both ac-to-dc rectifier 
and dc-to-ac inverter.   
 
Figure 2.2: The H-Bridge converter 
 
Pulse width modulation (PWM) is one of the most widely used strategies for controlling the 
AC output of power converters [16]. Both the amplitude and the frequency of AC output can 
be controlled by PWM technique. The basic naturally sampled PWM technique is based on 
comparing a reference signal D?௥௘௙ with a triangular waveform D?௖௔௥, which is also known as 
carrier waveform. The PWM strategy with a unipolar voltage switching technique [16][17] is 
selected as modulation technique for the H-bridge converter in this work. The PWM 
technique is shown in figure 2.3. Consider the following reference signal: 
 D?௥௘௙ J ? D ? ሺD?D? J? D?ሻሺ ?Ǥ ?ሻ 
 





D?ଵ D?Ԣଵ  
ON OFF D?௥௘௙ J 倇 ?௖௔௥  
OFF ON D?௥௘௙ J 伇 ?௖௔௥  
D?ଶ D?ᇱଶ  
ON OFF J?D?௥௘௙ J 倇 ?௖௔௥ 
OFF ON J?D?௥௘௙ J 伇 ?௖௔௥ 





(a) Carrier and reference signals.  
 
 
 (b) Gate signals for switches S1 and S2. 
 
 
(c) H-bridge output voltage Vac and its fundamental component Vac1 
 
Figure 2.3: The unipolar voltage switching PWM technique for an H-bridge module.  
 
The amplitude modulation ratio or modulation index is defined as the peak value of D?௥௘௙ 
divided by the peak value of the D?௖௔௥. If the peak value of D?௖௔௥ is set to 1 then:  
  J? D? ? J? D?ሺ ?Ǥ ?ሻ 
     
Where D? is the peak value of D?௥௘௙. Figure 2.3 (c) shows the D?௔௖ waveform and its 
fundamental-frequency component D?௔௖ଵ. The relation between fundamental-frequency 
component D?௔௖ଵ and dc-link voltage D?ௗ௖ is:  



























equation 2.3 described the relation between the AC and DC side voltages. In order to find the 
relation between the AC and DC sides currents it is assumed that the AC side current is 
sinusoidal:  D?௔௖ J ? D ?௠ ሺD?D?ሻሺ ?Ǥ ?ሻ 
 
Figure 2.4 presents the AC current D?௔௖ and the DC current D?ௗ௖.  
 
Figure 2.4: The D?௔௖ and D?ௗ௖ current waveforms. 
 
The input power into an ideal, lossless converter is equal to the output power, therefore:  
 D?ௗ௖ J ? D ?ௗ௖ J ? D ?௔௖ J ? D ?௔௖ ሺ ?Ǥ ?ሻ 
 
In order to simplify the calculations, all the harmonic components of D?ௗ௖ and D?௔௖ are 
neglected. D?௔௖ଵ is the fundamental-frequency component of ac voltage D?௔௖. Combining 
equations 2.3 and 2.4 with equation 2.5 gives:  
 D?ௗ௖ J ? D ?ௗ௖ଵ J ? D ?௔௖ଵ J ? D ?௔௖        J? D?Ǥ D?ௗ௖ ሺD?D? J? D?ሻ J ? D ?௠ ሺD?D?ሻ     J? D?Ǥ D?ௗ௖ Ǥ D ?௠ ? J?ሺD? J? ሺ ?D?D? J? D?ሻሻሺ ?Ǥ ?ሻ 
 D?ௗ௖ଵ is the dc current D?ௗ௖ without harmonics and can be calculated as:  


















The average model of H-bridge converter has been constructed using equations 2.1 to 2.7 and 
is shown in figure 2.5. 
 
Figure 2.5: The average model of H-bridge converter. 
 
The ac voltage and dc current are controlled by modulation index. The dc current has an 
average value and a sinusoidal component with double line frequency. The ac voltage 




2.4. Phase-Shifted Cascaded PWM 
 
The phase-shifted cascaded PWM (PSCPWM) technique is one of modulation strategies used 
for cascaded multilevel converters. The multilevel cascaded H-bridge converter comprises of 
a series of connected single H-bridge converters. The PWM modulation technique for a single 
H-bridge converter is explained in the previous section. In the PSCPWM technique the same 
reference signal is applied to all the H-bridges and the carrier signal of each H-bridge is phase 
shifted by D?ȀD? where D? is the number of cascaded H-bridges in the chain. It has been shown 
that optimum harmonic cancellation in the generated waveform can be achieved by phase 
shifting carrier signals by D?ȀD?  radians [16]. The structure of a three cascaded H-brides is 
shown in figure 2.6(a) and the average model is shown in figure 2.6(b).  





                 (a) Three cascaded H-bridges                                 (b) Average model of CHB                
 
Figure 2.6: The cascaded H-bridge converter structure 
 
The multilevel converter ac voltage is equal to sum of ac voltage produced by each H-bridge. 
Figure 2.7 presents the output AC voltage and the carrier signals for three cascaded H-bridge 
converter which phase shifted by D?Ȁ ?  radians.  
 
Figure 2.7:  The phase shifted cascaded PWM technique for multilevel converters 
 
The output ac voltage D?௔௡ can be a 7-level voltage and the fundamental component is: 
 D?௔௡ଵ J ?   ?D ?Ǥ D ?ௗ௖ ሺD?D? J? D?ሻሺ ?Ǥ ?ሻ 


























Where D?ௗ௖ is the DC-link voltage and D?Ǥ ሺD?D? J? D?ሻ is the modulation reference signal. In 
an D? cascaded H-bridges, the AC voltage levels can be up to ሺ ?D? J?  ?ሻ levels depending on 




Figure 2.8:  The ac voltage variation in PSCPWM technique with Modulation index 
 
In a three cascaded H-bridges the ac voltage is three level for  ? J? D? J?  ?Ǥ ? ?, five level for  ?Ǥ ? ? J? D? J?  ?Ǥ ? ? and seven level for  ?Ǥ ? ? J? D? J?  ?.  
 
 
2.5. Converter modeling and design 
In this section the important equation for converter design has been derived. The prototype 
converter design and details are presented in chapter 5. It is assumed that the system operates 
under unity power factor condition. System rated power and voltage are two important factors 
in converter design. The grid connection of 2-port converter at port-A is shown in figure 2.9. 
The system rated power is D ? J ?   ?D ?D ? and the supply voltage peak value is D?௠ J?  ? ? ?D?. The 
supply frequency is  ? ?D⨇?. The rated line current peak value D?௠ can be calculated as: D?௠ J?  ?D? ?D?௠ J?  ? J?  ? ? ? ? ? J?  ? ? ?J?  ?Ǥ ?D?ሺ ?Ǥ ?ሻ 
 
The first step is to calculate the DC-link voltages. The relation between total dc-link voltage 































D?D?D?D?D?ሺ ?ௗ௖ሻ J?  ? ?D?௠     (2.10) 
 
There are three dc-link voltages in each phase, therefore: 














Figure 2.9:  The grid connection of 2-port converter at port-A 
 
 
The dc-link voltage D?ௗ௖ is set to  ? ?D?. Consider the phase-A voltage and current as: 
 D?௔ J ? D ?௠ ሺD?D?ሻሺ ?Ǥ ? ?ሻ D?௔ J ? D ?௠ ሺD?D?ሻሺ ?Ǥ ? ?ሻ D?௔௡ J ?   ?D ?Ǥ D ?ௗ௖ ሺD?D? J? D?ሻሺ ?Ǥ ? ?ሻ 
 
Where D?௠ is the supply peak amplitude, D?௠ is the line current peak amplitude, D?ௗ௖ is the DC-
link voltage and D? is the modulation index. Therefore the phasor-diagram of system 
operating under unity power factor condition will be:  
  





Figure 2.10:  Phase-A phasor-diagram of power converter  
 
The relation between the peak values of the source voltage, line current and converter voltage 
is:  ሺD?௠ሻଶ J?ሺD?D?D?௠ሻଶ J? ሺ ?D?D?ௗ௖ሻଶሺ ?Ǥ ? ?ሻ 
 
Where D? is the supply angular frequency. The linear range for D? in PSCPWM technique is   ? J 伇 ? J ?   ? however the minimum operating D? for this example occurs when line current is 
zero. D?௠௜௡ J? D?௠ ?D?ௗ௖ J?  ? ? ?  ? J ?   ?  ?J?  ?Ǥ ? ?ሺ ?Ǥ ? ?ሻ 
 
The maximum modulation index is 1 and it is desirable to place the nominal modulation index 
in the middle, therefore the nominal modulation index can be taken as D ? J ?  Ǥ ? ?. The line 
inductance for this operating point can be calculates as: 
 D ? J ?J?ሺ ?D?D?ௗ௖ሻଶ J?ሺD?௠ሻଶD?D?௠ J? J?ሺ  ? J ?   ?Ǥ  ?  ? J ?   ?  ?ሻଶ J?ሺ  ? ?ሻଶ ? ? ?D? J?  ?Ǥ ? J?  ? ?Ǥ ?D?D?ሺ ?Ǥ ? ?ሻ 
 
The available line inductance in the lab is  ? ?D?D? and also it is large enough to filter the line 
current harmonics. The nominal modulation index for a  ? ?D?D? inductance can be calculated 
as: 
 D ? J ?J?ሺD?௠ሻଶ J?ሺD?D?D?௠ሻଶ ?D?ௗ௖ J? J?ሺ ? ? ?ሻଶ J?ሺ ?Ǥ ? ? ? J?  ? ? ?D? J?  ?Ǥ ?ሻଶ  ? J ?   ?  ? J?  ?Ǥ ? ?ሺ ?Ǥ ? ?ሻ 
 
The dc-link capacitance is designed in such a way to result in a reasonable DC-link voltage 
ripple. The dc-link input current is given in equation 2.7. It is assumed that the output current D?௢௨௧ is a constant dc current. During steady state the average value of input current will be 




equal to output current and the sinusoidal component of input current causes capacitor voltage 
ripple. The capacitor equation during steady-state is: 
 D?D?D?ௗ௖D?D?J?D?Ǥ D?௠ ? ሺ ?D?D? J? D?ሻሺ ?Ǥ ? ?ሻ 
 
The peak value of capacitor voltage ripple can be calculated as: 
 ሺ ?D?ௗ௖ሻ௣௘௔௞ J? D?Ǥ D?௠ ?D?D?ሺ ?Ǥ ? ?ሻ 
 
For this example a  ? ? ? ?D?D? capacitor at nominal operating condition will give a  ?D? peak 
capacitor voltage ripple. 
 ሺ ?D?ௗ௖ሻ௣௘௔௞ J?  ?Ǥ ? ? J?  ?Ǥ ? ? J?  ?Ǥ ? ? ? J?  ? ? ?D?J?  ?D?ሺ ?Ǥ ? ?ሻ 
  ?ሺ ?D?ௗ௖ሻ௣௘௔௞ J? ሺ ?D?ௗ௖ሻ௣௘௔௞D?ௗ௖ J?  ? ? ?J?  ? ?ሺ ?Ǥ ? ?ሻ 
 
The dc-link voltage ripple is  ? ? and is less than maximum limit. 
 
2.6. Control loops modeling and design 
The power converter diagram considered in this investigation and associated controllers at 
each port are shown in figure 2.11. Active and reactive power flow controllers can be used for 
each port of power converter and can be operate independently. 
 
 
Figure 2.11: The power converter diagram with grid connection. 




The active and reactive power flow can be controlled by controlling the line currents. The line 
current can be controlled by converter voltages. Therefore the current control loop should 
generate references for converter voltages. The diagram of current controller is shown in 
figure 2.12.  
 
Figure 2.12:  Current controller  
 
The demanded active and reactive powers are the reference values for current controller. The 
supply voltage and line current are the feedback signals. The current controller output is the 
references for converter voltages. Based on the reference converter voltages the PSCPWM 
generates reference modulating signals for H-bridges. The current controller design process is 
described in detail in section 2.6.1. 
 
The objective of active power flow controller at port-A is to maintain dc voltages of all the 
capacitors at a specified, fixed value. The dc-link voltages are controlled by active power flow 
between supply and converter. Therefore voltage controller should generate reference for 
active power in order to maintain average dc-link voltages at a reference value. Figure 2.13 
shows the diagram of voltage controller. 
 
 
Figure 2.13:  Voltage controller  
 
The voltage controller output is the reference for port-A active power. The design details are 
explained in section 2.6.2.  
 




The dc-link voltage of each H-bridge in multilevel converter would diverge under any 
unbalance conditions in network. In order to equalize all dc-link voltages a capacitor voltage 
balancer can be used at port-A. As explained in section 2.3, each individual capacitor voltage 
can be controlled by the average value of current flowing into the capacitor. The dc current in 
each H-bridge converter is described by equation 2.7. The average value of dc current is 
proportional to the modulation index and line current amplitude. The capacitor voltage 
balancer generates modified modulation index for each H-bridge converter. Figure 2.14 shows 
the capacitor voltage balancer. 
 
 
Figure 2.14:  Capacitor voltage balancer  
 
The controller at port-A comprises of a voltage control loop, a current control loop and a 
capacitor voltage balancer. At port-B there is only a current control loop to deliver the 
demanded active and reactive power to the network. Figure 2.15 shows the port-A controller 
structure. 
 
Figure 2.15: Port-A controller. 
 
Signals D?௔௡ଵכ J ? D ?௔௡ଷכ , D?௕௡ଵכ J ? D ?௕௡ଷכ  and D?௖௡ଵכ J ? D ?௖௡ଷכ  are used by PSCPWM to generated 
reference modulating signals for three H-bridges in phase-A, phase-B and phase-C  
respectively. Three mathematical models are developed for current control loop, voltage 




control loop and capacitor voltage balancer. PI regulators are used in the control loops and are 
tuned using the MATLAB sisotool GUI [18]. The modelling and design of each controller is 
described in the following sections.  
 
2.6.1. The current control loop 
The objective of the current control loop is to set the amplitude and phase of three-phase line 
currents to reference values. The current control loop should generate references for D?௔௡, D?௕௡ 
and D?௖௡ in order to achieve these desired line currents. A mathematical model of the circuit in 
figure 2.9 is used to design the current loop. The voltage equations for the three-phase system 
are: ሾD?ሿ௔௕௖ J? ሺD ? J ? D ?D ?ሻሾD?ሿ௔௕௖ J ? ሾD ?ሿ௔௕௖ J?ሾD?௡ሿሺ ?Ǥ ? ?ሻ 
With: 
 ሾD?ሿ௔௕௖ J ? J ?D?௔D௕D?௖ J?ሾD?ሿ௔௕௖ J ? J ?D?௔௡D௕௡D?௖௡ J?ሾD?ሿ௔௕௖ J ? J ?D?௔D௕D?௖ J?ሾD?௡ሿ J ? J ?D?௡D௡D?௡J?ሺ ?Ǥ ? ?ሻ 
 
 
Where D? is the line resistance. If the three-phase supply is balanced and free from harmonic 
then the voltage of point D? will be:   
 D?௡ J? J?ሺD?௔௡ J ? D ?௕௡ J ? D ?௖௡ሻ ? ሺ ?Ǥ ? ?ሻ 
 
Replacing the D?௡ in equation 2.23 will result in following equation in matrix form: 




C?C?C? ? ? J? ? ? J? ? ?J? ? ?  ? ? J? ? ?J  ? ? J? ? ?  ? ? C?C?C?
C?C?C?ሺ ?Ǥ ? ?ሻ 
 




Equation 2.26 contains ac variables that are not decoupled. It is much easier to analyze a 
decoupled system with dc variables. Applying D?D? and D?D? transformations to equation 2.26 
will result in a decoupled system equation with dc variables [19][20]. The D?D? and D?D? 
transformations are explained below [21][22][23]. Consider a balanced three-phase voltage 
source defined by: D?௔ J ? D ?௠ ሺD?௘D?ሻሺ ?Ǥ ? ? J? D?ሻ    D?௕ J ? D ?௠ J?D?௘D? J?  ? ? ? ?J?ሺ ?Ǥ ? ? J? D?ሻ D?௖ J ? D ?௠ J?D?௘D? J?  ? ? ? ?J?ሺ ?Ǥ ? ? J? D?ሻ 
 
Where D?௘ is the supply angular frequency. These voltage waveforms can be transformed into D ? J ? D ? coordinates as follows [21]: 
J?D?I?D?I?J?J? J? ? ?C?C?C?
C?  ? J ? ? ? J? ? ? ?  ? ? ? J? ? ? ?C?C?C?
C?J?D?௔D?௕D?௖ J? 
J? J? ? ?J?D?௠ ሺD?௘D?ሻD?௠ ሺD?௘D?ሻJ? ሺ ?Ǥ ? ?ሻ 
 
These voltages can be defined in a new reference frame which is rotating at the same speed as 










Figure 2.16: Stationary and rotating reference frames 




The instantaneous angle between rotating voltages and D? axis is: 
 D?௘ J ? ି ଵ ቀ௘J?௘J?ቁ        J? ି ଵ ቆሺD?௘D?ሻሺD?௘D?ሻቇ J? ି ଵሺሺD?௘D?ሻሻ J ? D ?௘D?  ሺ ?Ǥ ? ?ሻ 
 
The projection of D?I?ǡ D ?I? onto the rotating reference frame will result in new imaginary 
variables D?ௗ ǡ D ?௤. The relation between ሾD?ሿ௔௕௖ and ሾD?ሿௗ௤଴ coordinates is: 
 
ሾD?ሿௗ௤଴ J ? D ?ሾD ?ሿ௔௕௖ J ? ቎J?  ?   ?  D௠ ? ? ቏ሺ ?Ǥ ? ?ሻ 
Where  
D ? J ?ሺD?ିଵሻ் J? J? ? ?J?C?C?C?
C?C?D?௘  J?D?௘ J?  ?D? ?J?  J?D?௘ J?  ?D? ?J? D?௘  J?D?௘ J?  ?D? ?J?  J?D?௘ J?  ?D? ?J?   ? ? ?  ?  ? ? ?  ?  ? ?  ? C ?C?C?
C?C?ሺ ?Ǥ ? ?ሻ 
 
The three phase currents can be transformed to rotating reference frame. 
 ሾD?ሿௗ௤଴ J ? D ?ሾD?ሿ௔௕௖ሺ ?Ǥ ? ?ሻ 
 
Application of D?D? transformation from equation 2.26, results in equation 2.34. 
 D?ିଵሾD?ሿௗ௤଴ J? ሺD ? J ? D ?D ?ሻ ିଵሾD ሿௗ௤଴ J?ሾD?ሿD?ିଵሾD?ሿௗ௤଴ሺ ?Ǥ ? ?ሻ 
 
The simplified form of equation 2.34 in the D?D? rotating reference frame is presented in 
equations 2.35 and 2.36.  D?ௗ J ? D ?ௗ J ? D ?Ǥ D ?ௗ J ? D ?D?D?D?D?ௗ J ? D ?Ǥ D ?௘ ௤ ሺ ?Ǥ ? ?ሻ   ? J ? D ?௤ J D ?Ǥ D ?௤ J ? D ?D?D?D?D?௤ J ? D ?Ǥ D ?௘ ௗሺ ?Ǥ ? ?ሻ 




The D?ௗ and D?௤ are decoupled and can be controlled independently. Rearranging the above 
equations results in: D?ௗ J? D?ௗ J ? J ?D ?ௗ J D ?Ǥ D ?௘ ௤J?J?ሺD? J? D?D?ሻሺ ?Ǥ ? ?ሻ 
            D?௤ J? D?௤ J ? J ?D ?௤ J D ?Ǥ D ?௘ ௗJ?J?ሺD? J? D?D?ሻሺ ?Ǥ ? ?ሻ 
 
The current control loop should generate reference for D?ௗ and D?௤ in order to control D?ௗ and D?௤ 
to the desired value.  
 
 (a): The D?ௗ control loop 
 
 (b): The simplified D?ௗ control loop 
 
(c) The D?௤ control loop 
 
(d) The simplified D?௤ control loop 
 
Figure 2.17: Current control loops 




The plant dynamic D?௜ሺD?ሻ for current control loop is: 
 D?௜ሺD?ሻ J?  ?ሺD?D? J? D?ሻሺ ?Ǥ ? ?ሻ 
 
The current control loops are shown in figure 2.17. The plant D?௜ሺD?ሻ can be controlled by a PI 
controller. The root locus design method can be used to design the PI controller [24]. The 
maximum speed of current control loop is limited because of line inductor saturation. The 
speed of inductor current change depends on the voltage across the inductor. A fast current 
control loop, applies a big voltage on inductor, which may saturates the line inductor. 
Therefore a bandwidth of  ? ?D⨇? is chosen for closed loop current control system to avoid any 
possible saturation of inductor. The current controller has been designed for an example 
circuit shown in figure 2.9 with the following parameters: 
 
The peak supply voltage D?௠  ? ? ?D? 
The peak line current D?௠  ?Ǥ ?D? 
The DC link voltage D?ௗ௖  ? ?D? 
The supply frequency D?  ? ?D⨇? 
The line resistance D?  ?Ǥ ? ? 
The line inductance D?  ? ?D?D? 
The DC-link capacitance D?  ? ? ? ?D?D? 
 
 Table 2.1: system parameters 
 
The plant dynamics is: 
 D?௜ሺD?ሻ J?  ?ሺ ?Ǥ ? ? ?D? J?  ?Ǥ ?ሻሺ ?Ǥ ? ?ሻ 
 
The designed PI controller transfer function is:  
 D?௜ሺD?ሻ J?  ? ? ? ?J  ?Ǥ ? ? ? ?D? J?  ?D? J?ሺ ?Ǥ ? ?ሻ 




Figure 2.18 presents the root locus, bode plots and step response for current control loop. 
 
Figure 2.18(a): The root locus, bode plots for the current control loop 
 
Figure 2.18(b): The step response for the current control loop 
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The poles of the closed-loop system are located at J? ? ? ? J? D? ? ? ? and have a natural frequency 
equal to  ? ? ?D?D?D?ȀD?. The damping ratio is set to be D? J?  ?Ǥ ? ?. The open loop phase margin is  ? ?Ǥ ? ? and gain margin is infinite. The simulation results of current control loops are presented 
in figure 2.19.  
 
(a) The D?ௗ, D?ௗכ  and D?௤, D?௤כ . 
 
(b) Supply voltage D?௔, line current D?௔ and converter voltage D?௔௡. 
 
Figure 2.19: Current control loop simulation results.  
 
It is assumed that the dc-links are connected to constant dc voltage source. The reference and 
actual values of D?ௗ and D?௤ currents are shown in figure 2.19(a) and supply voltage and current 
and converter voltage are shown in figure 2.19(b). The Active power flow direction has been 
changed at D? J?  ? ?D?D?, D? J?  ? ? ?D?D? and D? J?  ? ? ?D?D?. During  ? ?D?D? J? D? J?  ? ? ?D?D? the line 
current and supply voltage are in phase and power flow is from supply to converter and 
during  ? ? ?D?D? J? D? J?  ? ? ?D?D? the power flow is from converter to supply. The simulation 
results confirm that the current control loop is stable in both direction of active power flow. 
Currents D?ௗ and D?௤ can be controlled independently. The time for full current reversal is as 
expected and is equal to settling-time of closed-loop step-response.  


















































2.6.2. The voltage control loop 
The objective of the voltage control loop is to control the amplitude of the average of the DC 
link voltages. A net active power flow into the power converter will charge the capacitors. 
The voltage control loop should generate a reference for the active power in order to achieve 
the desired average of the converter dc-link voltages. The simplified circuit of the 2-port 
converter shown in figure 2.20 is used to design the voltage control loop. The load that is 
delivered to port-B is modelled as a resistor D?. 
 
Figure 2.20:  The simplified model of grid connection of 2-port converter at port-A 
 
As shown in figure 2.1(b) there is nine modules in the 2-port converter. Assuming that all the 
modules in the power converter are symmetrical and lossless, the net active power supplied to 
each module will be one-ninth of the total active converter input power as given in equation 
2.42.   ? ?D ? J ? D ?௖ሺ ?ሻD?௖ሺD?ሻ J?D?௖ଶሺD?ሻD? J ? D ?௖ ቀD?D?࢜ࢉ J?࢜ࢉD?ቁሺ ?Ǥ ? ?ሻ 
 
Where D ? J ? D ?ௗ Ǥ ௗ is the active input power to the converter. Voltage D?ௗ is constant and active 
power flow is controlled by D?ௗ. Rearranging equation 2.42 results in: 




࢜ࢉ J? D?஽ ?D?௖ ቀD?D? J? ?D?ቁD?஽ሺ ?Ǥ ? ?ሻ 
 
The plant dynamics for voltage control loop is:  
 D?௩ሺD?ሻ J? D?஽ ?D?௖ ቀD?D? J? ?D?ቁሺ ?Ǥ ? ?ሻ 
 
The voltage controller output is a reference for current D?ௗ. The nested structure of voltage and 
current control loops is shown in figure 2.21. 
 
 
Figure 2.21: The nested control loop including voltage control loop and current control loop 
 
If the voltage controller is significantly slower than current controller, therefore the speed of  D?ௗכ  changes is slow and D?ௗ can track D?஽כ  very closely and it can be assumed that D?ௗ is identical to D?ௗכ . Therefore the block diagram of figure 2.21 can be simplified to figure 2.22. 
 
Figure 2.22: The voltage control loop 
 
The maximum speed of voltage control loop is limited by line current rating. A fast voltage 
control loop imposes big line current. Also voltage control loop should be much slower than 
current control loop so the response of the nested loop to a step input be virtually identical to 
the voltage control loop response alone. For a current control loop with a bandwidth of  ? ?D⨇? 
the voltage control loop bandwidth can be  ?D⨇?. The voltage controller has been designed for 
an example circuit shown in figure 2.20 with the following parameters: 




The peak supply voltage D?௠  ? ? ?D? 
The peak line current D?௠  ?Ǥ ?D? 
The DC link voltage D?ௗ௖  ? ?D? 
The supply frequency D?  ? ?D⨇? 
The line resistance D?  ?Ǥ ? ? 
The line inductance D?  ? ?D?D? 
The DC-link capacitance D?  ? ? ? ?D?D? 
The load resistance D?  ? ? ? 
 Table 2.3: system parameters 
 
The plant dynamics is: D?௩ሺD?ሻ J?  ? ? ?Ǥ ?ሺD ? J ?   ?  ?Ǥ  ?  ?ሻሺ ?Ǥ ? ?ሻ 
 
The plant D?௩ሺD?ሻ can be controlled by a PI controller. The root locus design method can be 
used to design the PI controller. The PI controller transfer function is: 
 D?௩ሺD?ሻ J ?   ?Ǥ  ?J? ?Ǥ ? ? ?D? J?  ?D? J?ሺ ?Ǥ ? ?ሻ 
 
Figure 2.23 shows the step responses of the current, voltage and nested control loops. It can 
be seen that the response of nested control loop to a step input is virtually identical to the 
voltage control loop response alone.  
 
Figure 2.23: Step response of the current, voltage and nested control loop. 
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Figure 2.24(a): The root locus, bode plots for the voltage control loop 
 
Figure 2.24(b): The step response for the voltage control loop 
 
The root locus, bode plots and step response for voltage control loop are shown in figure 2.24. 
The poles of the closed-loop system are located at J? ? ?Ǥ ? J? D? ? ?Ǥ ? and have a natural 
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frequency equal to  ? ?Ǥ ?D?D?D?ȀD?. The damping ratio is set to D? J?  ?Ǥ ? ?. The open loop phase 
margin is  ? ?Ǥ ? ? and gain margin is infinite.  
 
 
(a) DC link voltages D?௖ଵ J ? D ?௖ଽ . 
  
(b) Line currents D?௔, D?௕ and D?௖ . 
 
Figure 2.25: Voltage control loop simulation results.  
The simulation results are shown in figure 2.25. A step change in load resistance is applied at D? J?  ?Ǥ ?D?. The load resistance is changed from  ? ? ? ? to 32 ?. Capacitor voltages are shown in 
figure 2.25(a). Simulation result confirms that voltage control loop is stable.  After a step 
change in load the capacitor voltages converge to reference value in  ? ?D?D?. There is no steady 
state error in capacitor voltage values. The line currents are shown in figure 2.25(b). There is 
no over current situation which means the dynamic of the designed voltage controller is not 










































2.6.3. The capacitor voltage balancer 
The objective of the capacitor voltage balancer is to equalize all the DC-link voltages in the 
H-bridges. Under any type of unbalance operating conditions the capacitor voltages would 
diverge without the capacitor voltage balancer control loop. The capacitor voltage balancer 
modifies the amplitude modulation ratio D? of each cell to control the associated DC link 
voltage. The average model shown in figure 2.5 is used to design the capacitor voltage 
balancer loop. The capacitor voltage can be described by: 
 D?ௗ௖ J ? D ?௖ሺD?ሻ J?D?௖ሺD?ሻD? J ? D ?D ?D ?௖ J?D?௖D?ሺ ?Ǥ ? ?ሻ 
 
The D?ௗ௖ is described by equation 2.7. The average value of D?ௗ௖ charges the capacitor. Placing 
the average value of D?ௗ௖ in equation 2.47 results in: 
 D?D?௠ ?  D?  J? D?D?D?௖ J D?௖D?ሺ ?Ǥ ? ?ሻ 
 
It is assumed that  D? is close to one. Under unity power factor condition the relation 
between peak amplitude of line current D?௠ and rotating current D?ௗ is: 
 D?௠ J? ቀJ?  ?   ?  ቁ D?ௗሺ ?Ǥ ? ?ሻ 
 
Rearranging equation 2.48 and combining with equation 2.49 results: 
 D?௖ J?  ? ? ?ቀD?D? J? ?D?ቁD?Ǥ D?ௗሺ ?Ǥ ? ?ሻ 
 
As explained in section 2.6.2, figure 2.22, the reference value for the rotating current D?ௗ is 
determined by voltage control loop. Figure 2.26 shows a block diagram of mathematical 
model of a single H-bridge including voltage controller and capacitor voltage balancer.  
 





 ?  ?   ?Ȁ 
 
Figure 2.26: The model of single H-bridge including voltage controller and capacitor voltage balancer 
 
If the capacitor voltage balancer is significantly slower than voltage control loop therefore 
current D?ௗ can be considered as a constant.  Based on this assumption and by using equation 
2.50 the plant transfer function to design capacitor voltage balancer is: 
 D?௕ሺD?ሻ J? D?ௗ ? ?ቀD?D? J? ?D?ቁሺ ?Ǥ ? ?ሻ 
 
The capacitor voltage balancer diagram is shown in figure 2.27.  
 
 
Figure 2.27: The capacitor voltage balancer loop 
 
The plant D?௕ሺD?ሻ can be controlled by a PI controller. The root locus design method can be 
used to design the PI controller. The dynamic of capacitor voltage balancer should be 
significantly slower than voltage control loop. For a voltage control loop with a bandwidth of  ?D⨇? the capacitor voltage balancer bandwidth can be  ?Ǥ ?D⨇?. The plant for capacitor voltage 
balancer in this example is: D?௕ሺD?ሻ J? D?ௗ ? ?ቀD?D? J? ?D?ቁ J? J?  ? ? ? ?D ? J ?   ?  ?Ǥ  ?  ?J?ሺ ?Ǥ ? ?ሻ 
 
The corresponding controller can be designed as: 
 D?௕ሺD?ሻ J ?   ?Ǥ  ?  ?J? ? J?  ?Ǥ ?D?D? J?ሺ ?Ǥ ? ?ሻ 





Figure 2.28(a): The root locus, bode plots for the capacitor voltage balancer loop 
 
 
Figure 2.28(b): The step-response for the capacitor voltage balancer loop 
 
The poles of the closed-loop system are located at J? ? ?Ǥ ? and J? ?Ǥ ? ?. The settling time of step 
response is  ?Ǥ ?D?D?D?. The open loop phase margin is  ? ? ? ? and gain margin is infinite. The 
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circuit shown in figure 2.20 is used to generate the simulation results for capacitor voltage 
balancer. The system parameters are listed in table 2.3. Step changes in load resistances D?ଵ 
and D?ଷ are applied at J ?   ?D ? . The simulation results are presented in figure 2.29. Capacitor 
voltages D?௖ଵ, D?௖ଶ and D?௖ଷ without capacitor voltage balancer are shown in figure 2.29(a). 
Capacitor voltages diverge under unbalanced load condition without balancer. 
 
 
Figure 2.29 (a): voltage balancer loop (dc-link voltages D?௖ଵ, D?௖ଶ and D?௖ଷ without balancer loop)  
 
 
Figure 2.29 (b): voltage balancer loop (dc-link voltages D?௖ଵ, D?௖ଶ and D?௖ଷ with balancer loop) 
 
Figure 2.29(b) shows the capacitor voltages D?௖ଵ, D?௖ଶ and D?௖ଷ under unbalanced load condition 
with capacitor voltage balancer. Simulation result confirms that capacitor voltage balancer is 
stable. There is no steady state error in capacitor voltage values.  
 
The complete power converter and associated controllers for ports A and B are shown in 
figure 2.30.  At port-A there is a current loop, a voltage loop and nine capacitor voltage 
balancers. There is only one current control loop for port-B, which controls the active and 
reactive power. 
 












































Ev -  vcn 1  cn3
Ev -  vbn1  bn3













   to
  dq
Aab c
   to
  dq





   to























(1+         )
*Evc
 













   to
  dq
Aabc


























(b) Port-B controller diagram in detail. 
 
 
Figure 2.30:  The complete controller diagram.  
 
The controllers in figure 2.30 are designed under the assumption that the supply at both ports 
is balanced. The instantaneous angle of the rotating reference frame at each port is calculated 
using the supply voltage at that port therefore the converter can be connected to supplies with 
different frequencies and different phase angles. The reference value for the reactive power is 









2.7. The DC-DC Converter 
The DC-DC converter is used in the power converter structure to provide galvanic isolation 
between the H-bridges. The structure of the DC-DC converter is shown in figure 2.31. The 
DC-DC converter consists of two H-bridge converters and a medium frequency transformer. 
In this example the DC-DC converter is used to equalize the capacitor voltages D?௖௜ and D?௖௜௜. 
The capacitor voltages are maintained and controlled by active power flow between the input 
and output of the DC-DC converter. The active power flow is controlled by controlling the 
phase shift between the square-wave voltages across transformer’s leakage inductance D?. The 
relation between active power flow and phase shift between the voltages is [25]: 
 D ? J ?D?௖௜ ȉ D ?௖௜௜D?D?ቆD? J?D?ଶD?ቇሺ ?Ǥ ? ?ሻ 
 
Where D? is the angular frequency of square-wave voltages and the D? is phase shift between 




Figure 2.31:  The DC-DC converter circuit 
 
The DC-DC converter control diagram is shown in figure 2.32. The details of DC-DC 
converter and controller design used in this work can be found in [25].  
 
 
Figure 2.32:  The DC-DC controller diagram  




The voltages across transformer terminals and transformer current are shown in figure 2.33.  
 
  
Figure 2.33:  The DC-DC converter waveforms.  
 
In this diagram D?௔௖ଶ lags D?௔௖ଵwhich means that power flow is from left to right. 
 
2.8. Simulation Results for the 2-Port Power Converter 
In a two-port converter there are two capacitors in each module, either side of the DC-DC 
converters. By neglecting the dynamics of DC-DC converters it can be assumed that the two 
capacitors in each module will be in parallel and the equivalent capacitance will be doubled. 
Therefore the dynamics of a two port converter are different from a one-port converter and 
new voltage control loop and capacitor voltage balancer loop would need to be designed. 
However the current loop controller D?௜ሺD?ሻ is the same for a two-port and a one-port converter. 
The PI controller design procedure has been explained in detail in the previous section. Figure 
2.34 shows the complete power converter topology used in these simulations. The peak 
amplitude of the three-phase supply voltages at both ports is taken as  ? ? ?D? with a frequency 
of  ? ?D⨇?. The line inductance is  ? ?D?D?. The DC link capacitance is  ? ? ? ?D?D? and the 
reference value for the DC link voltages is set to 6 ?D?.  
 
 
Figure 2.34: Complete power converter circuit diagram 



























Figure 2.35 shows the simulated waveforms of the ac current and voltages at ports A and B.  
 
 
(a) Supply voltage D?௔ଵ , Converter voltage D?௔௡ଵ , and line current D?௔ଵ at phase-a, Port-A.  
 
  
(b) Supply voltage D?௔ଶ , Converter voltage D?௔௡ଶ , and line current D?௔ଶ at phase-a, Port-B 
 
Figure 2.35: Two-port converter waveforms.  
 
 
The line current and supply voltage at port-A are in phase, showing the converter is operating 
under unity power factor condition. Also converter voltage lags the supply voltage which 
means port-A is delivering active power to converter. The converter voltage leads the supply 
voltage at port-B, which means port-B is absorbing active power from power converter. The 
power-converter is operating under unity power factor conditions at port-B as well. 
 
Figure 2.36 shows the capacitor voltages across the DC-DC converters, which is switching at  ?D?D⨇?. 





























































Figure 2.36: DC link voltages across DC-DC converters. 
 
The average values of all capacitor voltages across the DC-DC converters are equal, which 
confirm the correct operation of DC-DC converter and capacitor voltage balancer. 












































































































































To demonstrate that the frequency of the power converter ports can be different the supply 




Figure 2.37: Complete power converter circuit diagram 
 
 
Figure 2.38 shows the simulated waveforms for the current and voltage at ports A and B. The 
power flow is from port-A to port-B under unity power factor conditions. 
 
 
(a) Supply voltage D?௔ , Converter voltage D?௔௡ , and line current D?௔ at phase-a, Port-A at  ? ?D⨇?.  
 
(b) Supply voltage D?௔ , Converter voltage D?௔௡ , and line current D?௔ at phase-a, Port-B at  ? ?D?D?. 
 
Figure 2.38: Two-port converter waveforms.  
 
Simulation results in figure 2.38 confirm the correct operation of power converter while its 
ports are connected three-phase supplies with different frequencies.    





























































Figure 2.39: DC link voltages across DC-DC converters. 
 
The capacitor voltages across each DC-DC converter have different ripple frequencies but the 
average value of all capacitor voltages are equal, which confirm the correct operation of DC-
DC converter and capacitor voltage balancer. 













































































































































In this chapter the design method for the control loops for a multi-cellular two-port power 
converter has been presented. The D?D? transformation has been used to decouple the system 
equations for the AC waveforms. Three control models have been presented and used to 
design the current control loop, voltage control loop and capacitor voltage balancer. Phase-
Shifted-Cascaded PWM has been selected and implemented as the power converter 
modulation technique. A complete control diagram has been presented for ports A and B of 
the converter. The structure and basic theory of the DC-DC converter has been presented. 
Finally, simulation results have been presented to show the complete operation of the two-
port power converter. 










Sliding Mode Observers 
 
3.1 Introduction 
This chapter presents a review of sliding mode observers. First a history of the invention of 
observers is presented. Then a background of the variable structure system is given. The 
structure of the traditional sliding mode observer and the sliding mode observer using an 
equivalent control method are described. Finally, simulation results for the sliding mode 
observer using the equivalent control method are presented and discussed. The Luenberger 
observer and traditional SMO aren’t robust to uncertainty in system model or parameters. The 
“SMO using the equivalent control method” has robustness to system parameter uncertainty. 
Therefore “SMO using the equivalent control method” has been selected to be applied to 
power converter. 
3.2 History of observer 
The idea of using a dynamic system, called an observer, to estimate system state vectors was 
introduced by Luenberger in 1964 [26][27][28] and further developed by him later in 1966 




[29]. In many control system designs it is assumed that the system state vectors are available 
by direct measurement, however this is not the case in many practical cases. Application of 
theories like state feedback controllers, which assume that the state vectors are known, is 
limited in these cases. An observer generates an estimate of the system state vectors. The 
observer uses information from the input and output variables of the original system to 
estimate the system states [29]. The estimation of the system state variables can be used 
instead of the real state variables in feedback loops without loss of system stability. Consider 
a dynamic system defined by:  J?D?ሶJ ? D ?D ? J ? D ?D ?D? J? D?D?ሺ ?Ǥ ?ሻ 
 
Where D ? א Թ௡ǡ D ? א Թ௣ǡ D ? א Թ௠ and D ? א Թ௡J?௡ǡ D ? א Թ௡J?௣ǡ D ? א Թ௠J?௡ are constant matrices. 
The mathematical model of the Luenberger observer will be [24]: 
 J?D?J?ሶ ? D ?D ?J J D ?ሺ ?J J ? D ?ሻ J ? D ?D ?D?J J ? D ?D ?J?ሺ ?Ǥ ?ሻ 
 





Figure 3.1: Luenberger observer diagram 
 
 
Subtracting equation 3.2 from equation 3.1 will give the dynamics of the error vector D?௫:  
 




J?D?௫ሶ J ? D ?D ?௫ J ? D ?D ?௬D?௬ J ? D ?D ?௫  ሺ ?Ǥ ?ሻ 
 D?௫ J ? D ?J? J? D?ǡD?௬ J D ?J? J? D?ሺ ?Ǥ ?ሻ 
By choosing the proper value for D?, the eigenvalues of ሺD ? J ? D ?D ?ሻ  can be placed in the left-
hand half plane (LHP) to force the error vector D?௫ towards zero. As figure 3.1 shows, in order 
to construct the Luenberger observer one needs to accurately know the system parameters. 
Before designing the observer, it is necessary to check the observability of the system. The 
observability matrix of the system is defined as: 
 
ࣩ J ? ቎ D?D?D?C?D?D?௡ିଵ቏ሺ ?Ǥ ?ሻ 
 
The system described by equations 3.1 and 3.2 is observable if, and only, if the rank of the 
observability matrix is equal to D?. This type of observer is only for linear systems with 
completely known parameters. Any modelling or measurement error leads to error in 
observation values and loss of observer action [30]. 
 
 
3.3 Variable structure systems 
The theory of variable structure system (VSS) was first introduced in Soviet literature in early 
1950’s by Emelyanov and other researchers [31][32]. VSS theory is based on the using 
discontinuous feedback control [33][34]. This feedback control is achieved using high speed 
switching control action between two distinctively different system structures, which forces 
the trajectory of the system onto a manifold or sliding surface [35][32][36][37]. Having 
reached the intersection, the trajectory will remain on the manifold and slides on it. This mode 
of the system is called sliding mode [35][36]. The VSS theory can be used for the design of 
feedback control laws for uncertain systems. During sliding mode the variable structure 
controllers are robust to parameter uncertainty and also disturbance [34][38]. VSS control has 
four main advantages [39]: 
x The manifold (switching surface) can be selected in a way that system is robust to 
disturbances and parameter changes during the sliding mode. 




x During the sliding mode the system emulates a reduced order system and if the system 
has bounded nonlinearities, then under some conditions system behaves like linear 
system. 
x Control algorithm is very simple, and can even be implemented by using a comparator 
and relay. 
x By varying the switching surface the problem of tracking can be addressed. 
 
Although VSS theory has robustness properties against parametric uncertainty and 
disturbances, classical variable structure control has several drawbacks that limit its practical 
applicability [40][41]. Variable structure control involves large control authority and control 
chattering. Chattering is a oscillation with finite frequency and amplitude about the sliding 
mode manifold [42] which can be harmful and undesirable in some practical applications. 
This chattering can lead to low control accuracy and high stress on mechanical parts.  
 
There are two possible causes of chattering [36][42][43]. First is the neglected fast dynamics 
of fast actuators, servomechanisms, sensors and data processors which can be excited by the 
high switching frequencies and will produce non-decaying oscillations with finite amplitude 
and frequency. Second is the practical issue of switches that are not capable of switching with 
infinite frequency and hence will cause chattering affects. Some solutions to improve the 
chattering problem are suggested in [44][42][45][46][47] but these are limited in application. 
 
3.4 Sliding mode observer 
The theory of the sliding mode observer is based on the theory of variable structure systems 
[48][49]. Sliding mode observers can be applied to both linear and nonlinear systems. Several 
nonlinear sliding mode observers have been proposed by Misawa, Hedrick and Slotine 
[43][50][40] as well as Xiong and Saif [51]. Generally there are two methods of sliding mode 
observer implementation [52]. One method is based on equivalent control theory and the other 
is based on Lyapunov theory. Several sliding mode observers based on Lyapunov observer 
have been proposed by Walcott and Zak [53][54][55][56][39], Edwards and Spurgeon [57] as 
well as Zinober and Koshkouei [58].  
 




Sliding mode observers using the equivalent control method have been published by Utkin 
and Drakunov [59][60], Hashimoto, Utkin, Xu, Suzuki and Harashima [61] and Haskara, 
Ozguner and Utkin [62][49]. Sliding mode observers using the equivalent control method are 
well established for linear systems and have good robustness against system disturbances. 
 
The system studied in this thesis is linear so we are interested in sliding mode observers for 
linear system hence the main focus of this chapter is on the sliding mode observers based on 
the equivalent control method.  
 
3.4.1 Traditional sliding mode observers 
Early sliding mode observers were introduced by Utkin [49]. In this type of observer the 
original system is transformed into a canonical form. In the canonical form the output variable 
appears as a part of state vector. The observed values converge to real states asymptotically. 
The traditional sliding mode observer is applicable to linear systems. It has no robustness 
against system uncertainty. Consider a dynamical system defined by:   
 J?D?ሶJ ? D ?D ? J ? D ?D ?D? J? D?D?ሺ ?Ǥ ?ሻ 
 
Where D ? א Թ௡ǡ D ? א Թ௣ǡ D ? א Թ௠ and D ? א Թ௡J?௡ǡ D ? א Թ௡J?௣ǡ D ? א Թ௠J?௡ are constant matrices. 
This system can be transformed into the following canonical form: 
 J?D?ሶD?ଵሶ J?J? J?D?ଵଵ D?ଵଶD?ଶଵ D?ଶଶJ ? ቂD?D?ଵቃ J?J?D?ଵD?ଶJ?D?ሺ ?Ǥ ?ሻ 
 
By a non-singular transformation:  ቂ D?D?ଵቃ J? D?D?ሺ ?Ǥ ?ሻ 
 D? is a non-singular transformation matrix:  
 D ? J ?J?D?D?ଵJ?ሺ ?Ǥ ?ሻ




Where D?ଵ א Թሺ௡ି௠ሻJ?௡ is an arbitrary matrix as long as D? remains non-singular and D?ଵ אԹሺ௡ି௠ሻ is equal to D?ଵD?. The corresponding sliding mode observer for equation 3.7 would be 
in the form given in equation 3.10 [47]: 
 ቈ D?J?ሶD?J?ଵሶ ቉ J? J?D?ଵଵ D?ଵଶD?ଶଵ D?ଶଶJ ? J ?D?J?D?J?ଵJ?J?J?D?ଵD?ଶJ?D ? J ?ቂJ? ?D?ቃD?ሺ ?Ǥ ? ?ሻ 
 
Where: D ? J ? D ?Ǥ D ?D ?D ?J ?D ?௬J?ሺ ?Ǥ ? ?ሻ 
 
Where D?௬ is the measurement error and D?D?D? is sign function, as shown in figure 3.2.  
 
Figure 3.2: D?D?D?ሺሻ function 
 
The dynamic error is obtained by subtracting equation 3.7 from equation 3.10. 
 J?D?௬ሶD?௫ଵሶ J?J? J?D?ଵଵ D?ଵଶD?ଶଵ D?ଶଶJ ? ቂD?௬D?௫ଵቃ J?ቂJ? ?D?ቃ D?ሺ ?Ǥ ? ?ሻ 
Where: 
 D?௫ଵ J ? D ?J?ଵ J ? D ?ଵǡD?௬ J ? D ?J? J? D?ሺ ?Ǥ ? ?ሻ 
 
 
By appropriate choice of D?, it is possible that D?௬ reaches on manifold  D?ሺD?௬ J ?   ?ሻ and slides 
on this surface. The manifold D?is shown in figure 3.3. 





Figure 3.3: Manifold D?  
 
In order to force D?௬ to reach on manifold D?and slide on the surface, D?௬ and D?௬ሶ  should have 
different signs [35]. D?௬D?௬ሶ J?  ?ሺ ?Ǥ ? ?ሻ 
 
But if the initial condition of D?௬ is far from manifold D? then condition (3.14) cannot guarantee 
the reaching mode in a finite time. To make sure that the reaching mode finishes in a finite 
time the following condition is used [63]: 
 D?௬D?௬ሶ J 伍 ?D ?K ?D ?௬ ǡD? J?  ?ሺ ?Ǥ ? ?ሻ 
 
Combining equations (3.12) with equation (3.15) results in the following equations: 
 D?௬J?D?ଵଵD?௬ J ? D ?ଵଶD?௫ଵ J ? D ?Ǥ D ?D ?D ?ሺD ?௬ሻJ? J? J?D?K?D?௬ ሺ ?Ǥ ? ?ሻ 
Or D?௬ J?  ? ׷  J?D?ଵଵD?௬ J ? D ?ଵଶD?௫ଵ J? D?J? J? J?D?ሺ ?Ǥ ? ?ሻ 
 D?௬ J?  ? ׷  J?D?ଵଵD?௬ J ? D ?ଵଶD?௫ଵ J? D?J? J? J?D?ሺ ?Ǥ ? ?ሻ 
 
Combining equations 3.17 and 3.18 will result in equation 3.19. 
 K?D?ଵଵD?௬ J ? D ?ଵଶD?௫ଵK? J? D? J? D? ሺ ?Ǥ ? ?ሻ 




By choosing D? to be large enough, the reaching mode will be achieved in a finite time and the 
sliding mode will be guaranteed. In the sliding mode D?௬ and D?௬ሶ  are forced to zero. By 
replacing D?௬ and D?௬ሶ  by zero in equation 3.12 the solution for equivalent value of 
discontinuous control input D? can be derived:  
 D?ଵଶD?௫ଵ J ? D ?௘௤ ሺ ?Ǥ ? ?ሻ 
 
By replacing the D?௘௤ in second line of equation 3.12, the dynamic of D?௫ଵ is derived as: 
 D?௫ଵሶ J? ሺD?ଶଶ J ? D ?D ?ଵଶሻD?௫ଵሺ ?Ǥ ? ?ሻ 
 
By choosing the appropriate value for D? we can assign stable eigenvalues for D?ଶଶ J ? D ?D ?ଵଶ and 
control the speed of convergence of D?௫ଵ to zero.  
 
 
3.4.2  Sliding mode observer using the equivalent control method 
A sliding mode observer by using the equivalent control method is proposed by Utkin and 
Drakunov [59][60], Hashimoto, Utkin, Xu, Suzuki and Harashima [61] and Haskara, Ozguner 
and Utkin [49][62]. Consider a dynamical system defined by:   
 J?D?ሶJ ? D ?D ? J ? D ?D ?D? J? D?D?ሺ ?Ǥ ? ?ሻ 
 
Where D ? א Թ௡ǡ D ? א Թ௣ǡ D ? א Թ௠ and D ? א Թ௡J?௡ǡ D ? א Թ௡J?௣ǡ D ? א Թ௠J?௡ are constant matrices. 
This system can be transformed into the following canonical form:   
 J?D?ሶJ ? D ?ଵଵD ? J ? D ?ଵଶDଵ J ? D ?ଵD?D?ሶଵ J ? D ?ଶଵD ? J ? D ?ଶଶD?ଵ J ? D ?ଶD?ሺ ?Ǥ ? ?ሻ 
 
Using a non-singular transformation D ? א Թ௡J?௡:  
 D ? J ?J?D?D?ଵJ?ሺ ?Ǥ ? ?ሻ 




Where D?ଵ א Թሺ௡ି௠ሻJ?௡ is an arbitrary matrix as long as D? remains non-singular.  
 D?D? J?ቂ D?D?ଵቃ ǡD?D?D?ିଵ J? J?D?ଵଵ D?ଵଶD?ଶଵ D?ଶଶJ?ǡD?D? J?JD?ଵD?ଶJ?ሺ ?Ǥ ? ?ሻ 
 
The rank of D?ଵଶ א Թ௠J?ሺ௡ି௠ሻ is D?ଵ, where D?ଵ J? D?ǡ D?ଵ J 儇 ? J ? D ?. There exist a matrix D?ଵ א Թ௠I?J?௠ such that rank ሼD?ଵD?ଵଶሽ J ? D ?ଵ. At this stage a new variable D?ଵ א Թ௠I? is defined 
and is combined with the second line of equation 3.23: 
 J?D?ሶଵ J ? D ?ଶଵD ? J ? D ?ଶଶDଵ J ? D ?ଶD?D?ଵ J ? D ?ଵD?ଵଶD?ଵ ሺ ?Ǥ ? ?ሻ 
 
This system can be transformed into the following canonical form:   
 J?D?ሶଵ J ? D ?ଷଵD?ଵ J ? D ?ଷଶD?ଶ J ? D ?ଷଷD ? J ? D ?ଷ ?D?ሶଶ J ? D ?ସଵD?ଵ J ? D ?ସଶD?ଶ J ? D ?ସଷD ? J ? D ?ସ ?ሺ ?Ǥ ? ?ሻ 
 
Using a non-singular transformation D?ଵ א Թሺ௡ି௠ሻJ?ሺ௡ି௠ሻ: 
 D?ଵ J? J?D?ଵD?ଵଶD?ଶ J?ሺ ?Ǥ ? ?ሻ 
 
Where D?ଶ א Թሺ௡ି௠ି௠I?ሻJ?ሺ௡ି௠ሻ is an arbitrary matrix as long as D?ଵ remains non-singular.  
 D?ଵD?ଵ J? ቂD?ଵD?ଶቃǡD?ଵD?ଶଶD?ଵିଵ J? J?D?ଷଵ D?ଷଶD?ସଵ D?ସଶJ?ǡD?ଵD?ଶ J? J?D?ଷD?ସJ?ሺ ?Ǥ ? ?ሻ 
 
The rank of D?ଷଶ א Թ௠I?J?ሺ௡ି௠ି௠I?ሻ is D?ଶ. There exist a matrix D?ଶ א Թ௠I?J?௠I? such that rank ሼD?ଶD?ଷଶሽ J ? D ?ଶ.  
 
At this stage a new variable D?ଶ א Թ௠I? is defined and is combined with the second line of 
equation 3.27. J?D?ሶଶ J ? D ?ସଵD?ଵ J ? D ?ସଶD?ଶ J ? D ?ସଷD ? J ? D ?ସ ?D?ଶ J ? D ?ଶD?ଷଶD?ଶ ሺ ?Ǥ ? ?ሻ 
 




This system can be transformed into the following canonical form:   
 J?D?ሶଶ J ? D ?ହଵD?ଶ J ? D ?ହଶD?ଷ J ? D ?ହଷD ? J ? D ?ହସDଵ J ? D ?ହD?D?ሶଷ J ? D ?଺ଵD?ଶ J ? D ?଺ଶD?ଷ J ? D ?଺ଷD ? J ? D ?଺ସDଵ J ? D ?଺D?ሺ ?Ǥ ? ?ሻ 
 
by a non-singular transformation D?ଶ א Թሺ௡ି௠ି௠I?ሻJ?ሺ௡ି௠ି௠I?ሻ: 
 D?ଶ J? J?D?ଶD?ଷଶD?ଷ J?ሺ ?Ǥ ? ?ሻ 
 
Where D?ଷ א Թሺ௡ି௠ି௠I?ି ௠I?ሻJ?ሺ௡ି௠ି௠I?ሻ is an arbitrary matrix as long as D?ଶ remains non-
singular.  D?ଶD?ଶ J? ቂD?ଶD?ଷቃǡD?ଶD?ସଶD?ଶିଵ J? J?D?ହଵ D?ହଶD?଺ଵ D?଺ଶJ?ǡD?ଶD?ସ J? J?D?ହD?଺J?ሺ ?Ǥ ? ?ሻ 
 
at step D? the canonical form of system equations will be: 
 J?D?ሶ௞ିଵ J ? D ?ଶ௞ିଵǡଵD?௞ିଵ J ? D ?ଶ௞ିଵǡଶD?௞ J ? D ?ଶ௞ିଵǡଷD ? J ? C ? J ? D ?ଶ௞ିଵǡ௞ାଵD?௞ିଶ J ? D ?ଶ௞ିଵD?D?ሶ௞ J ? D ?ଶ௞ǡଵD?௞ିଵ J ? D ?ଶ௞ǡଶD?௞ J ? D ?ଶ௞ǡଷD ? J ? C ? J ? D ?ଶ௞ǡ௞ାଵD?௞ିଶ J ? D ?ଶ௞D? ሺ ?Ǥ ? ?ሻ 
 
Using a non-singular transformation D?௞ିଵ א ԹJ?௡ି௠  ି? ௠I?I?I㜌?I? J?J?J?௡ି௠ି ? ௠I?I?I㜌?I? J?: 
 D?௞ିଵ J? J?D?௞ିଵD?ଶ௞ିଷǡଶD?௞ J?ሺ ?Ǥ ? ?ሻ 
Where: D?௞ିଵD?௞ିଵ J? ቂD?௞ିଵD?௞ ቃሺ ?Ǥ ? ?ሻ 
  
Where D?௞ א ԹJ?௡ି௠  ି? ௠I?I?I?I?I? J?J?J?௡ି௠ି ? ௠I?I?I㜌?I? J? is an arbitrary matrix as long as D?௞ିଵ remains 
non-singular. At each step the dimension of dimension of the new system decreases. This 
procedure will be repeated until step D? where D ? J ? D ? J ?  D?௜௥௜ୀଵ .  At step D? a new variable D?௥ א Թ௠I? is defined and can be combined with an expression for D?ሶ௥ as follows: 
 




J?D?ሶ௥ J ? D ?ଶ௥ǡଵD?௥ିଵ J ? D ?ଶ௥ǡଶD?௥ J ? D ?ଶ௥ǡଷD ? J ? C ? J ? D ?ଶ௥ǡ௥ାଵD?௥ିଶ J ? D ?ଶ௥D?D?௥ J ? D ?௥D?ଶ௥ିଵǡଶD?௥  ሺ ?Ǥ ? ?ሻ 
 D?௥ is chosen in such a way that the rank of D?௥D?ଶ௥ିଵǡଶ is equal to D?௥. Also D?௥ and D?௥ are 
related by a non-singular transformation D?௥ א Թ௠I?J?௠I?: 
 D?௥ J ? J ?D ?௥ ?ଶ௥ିଵǡଶJ?ሺ ?Ǥ ? ?ሻ 
 





C? D?ሶJ ? D ?ଵଵD ? J ? D ?ଵଶDଵ J ? D ?ଵD?D?ሶଵ J ? D ?ଷଵD?ଵ J ? D ?ଷଶD?ଶ J ? D ?ଷଷD ? J ? D ?ଷ ? D?ሶଶ J ? D ?ହଵD?ଶ J ? D ?ହଶD?ଷ J ? D ?ହଷD ? J ? D ?ହସDଵ J ? D ?ହD? ǤǤǤD?ሶ௥ିଵ J ? D ?ଶ௥ିଵǡଵD?௥ିଵ J ? D ?ଶ௥ିଵǡଶD?௥ J ? D ?ଶ௥ିଵǡଷD ? J ? C ? J ? D ?ଶ௥ିଵǡ௥ାଵD?௥ିଶ J ? D ?ଶ௥ିଵD?D?ሶ௥ J ? D ?ଶ௥ାଵǡଵD?௥ J ? D ?ଶ௥ାଵǡଷD ? J ? C ? J ? D ?ଶ௥ାଵǡ௥ାଶD?௥ିଵ J ? D ?ଶ௥ାଵD?
ሺ ?Ǥ ? ?ሻ 
 





C?C? D?J?ሶ ? D ?ଵଵD?J J ? D ?ଵଶD J?ଵ J ? D ?ଵD ? J ? D ?ଵD?D?D?ሺD?J J ? D ?ሻD?J?ሶଵ J ? D ?ଷଵD?J?ଵ J ? D ?ଷଶD?J?ଶ J ? D ?ଷଷD?J J ? D ?ଷ J ? D ?ଶD?D?D?ሺD?Jଵ J ? D ?ଵሻ D?J?ሶଶ J ? D ?ହଵD?J?ଶ J ? D ?ହଶD?J?ଷ J ? D ?ହଷD?J J ? D ?ହସDJ?ଵ J ? D ?ହD ? J ? D ?ଷD?D?D?ሺD?Jଶ J ? D ?ଶሻ ǤǤǤD?J?ሶ௥ିଵ J ? D ?ଶ௥ିଵǡଵD?J?௥ିଵ J ? D ?ଶ௥ିଵǡଶD?J?௥ J ? D ?ଶ௥ିଵǡଷD?J J ? C ? J ? D ?ଶ௥ିଵǡ௥ାଵD?J?௥ିଶ J ? D ?ଶ௥ିଵD?J?D?௥D?D?D?ሺD?J௥ିଵ J ? D ?௥ିଵሻD?J?ሶ௥ J ? D ?ଶ௥ାଵǡଵD?J?௥ J ? D ?ଶ௥ାଵǡଷD?J J ? C ? J ? D ?ଶ௥ାଵǡ௥ାଶD?J?௥ିଵ J ? D ?ଶ௥ାଵD ? J ? D ?௥ାଵD?D?D?ሺD?J௥ J ? D ?௥ሻ
ሺ ?Ǥ ? ?ሻ 
 
Where D?௞ାଵ א Թ௠I?J?௠I? is a diagonal matrix for the D?th step and by choosing the elements to 
be large enough the sliding mode will take place at D?th step on manifold; D?௞ሺD?௬ J ?   ? ת D ?௬I? J  ? ת ǥת D ?௬I? J ?   ?ሻ.  




Where D?௬I? is the error between observed value and system output values and can be defined 
as: D?௬I? J ? D ?J?௞ J ? D ?௞ ሺ ?Ǥ ? ?ሻ 
 





C?C? D?ሶ௬ J ? D ?ଵଵD?௬ J ? D ?ଵଶD?௫I? J ? D ?ଵD?D?D?J?D?௬J?D?ሶ௬I? J ? D ?ଷଵD?௬I? J ? D ?ଷଶD?௫I? J ? D ?ଷଷD?௬ J ? D ?ଶD?D?D?J?D?௬I?J? D?ሶ௬I? J ? D ?ହଵD?௬I? J ? D ?ହଶD?௫I? J ? D ?ହଷD?௬ J ? D ?ହସD?௬I? J ? D ?ଷǤ D ?D?D?J ?D?௬I?J ǤǤǤD?ሶ௬I?I㜌? J ? D ?ଶ௥ିଵǡଵD?௬I?I㜌?J ? D ?ଶ௥ିଵǡଶD?௫I? J ? D ?ଶ௥ିଵǡଷD?௬ J ? C ? J ? D ?ଶ௥ିଵǡ௥ାଵD?௬I?I㜌?J?D?௥D?D?D?J?D?௬I?I㜌?J?D?ሶ௬I? J ? D ?ଶ௥ାଵǡଵD?J?௥ J ? D ?ଶ௥ାଵǡଷD?J J ? C ? J ? D ?ଶ௥ାଵǡ௥ାଶD?J?௥ିଵ J ? D ?௥ାଵD?D?D?J?D?௬I?J?
ሺ ?Ǥ ? ?ሻ 
 
In sliding mode, the discontinuous control input D?௞ାଵD?D?D?J?D?௬I?J  forces the D?ሶ௬I?and D?௬I? towards 
zero. In order to find the equivalent value of the discontinuous control input D?௞ାଵD?D?D?J?D?௬I?J , D?ሶ௬I?and D?௬I?are replaced by zero in equation 3.42, therefore: 
 J?D?௞ାଵD?D?D?J?D?௬I?J J?௘௤ J ? D?ଶ௞ାଵǡଶD?௫I?I?I?ሺ ?Ǥ ? ?ሻ 
 
The equivalent value by physical meaning is the average value of the discontinuous control 
function [49][59]. A low pass filter can be used to realize the equivalent value of the 
discontinues control input D?௞ାଵD?D?D?J?D?௬I?J : D?௞ାଵD?ሶ௞ାଵ J ? D ?௞ାଵ J ? D ?௞ାଵD?D?D?J?D?௬I?J ሺ ?Ǥ ? ?ሻ 
 
Where D?௞ାଵ is the output of the low pass filter and can be used as the equivalent value of 
discontinuous control signal. The filter time constant D?௞ାଵ should be very small in comparison 
to other variables in order to get good results. Therefore: 
 D?௞ାଵ J ? J ?D ?௞ାଵD?D?D?J?D?௬I?J J?௘௤ ሺ ?Ǥ ? ?ሻ 




Based on the definition of the new variables D?௞ J ? D ?௥D?ଶ௞ିଵǡଶD?௞ at each step: 
 D?௬I? J ? D ?௥D?ଶ௞ିଵǡଶD?௫I?ሺ ?Ǥ ? ?ሻ 
 
Combining equations 3.46 and 3.43 will give: 
 D?௬I?I㘌? J ? D ?௞ାଵJ?D?௞ାଵD?D?D?J?D?௬I?J J?௘௤ ሺ ?Ǥ ? ?ሻ 
 
And combining equation 3.47 with 3.45 will result in: 
 D?௬I? J ? D ?௞D?௞ሺ ?Ǥ ? ?ሻ 
 
The final form of the observer equations can then be written by using the new expression for 





C?C? D?J?ሶ ? D ?ଵଵD?J J ? D ?ଵଶD J?ଵ J ? D ?ଵD ? J ? D ?ଵD?D?D?J?D?௬J?D?J?ሶଵ J ? D ?ଷଵD?J?ଵ J ? D ?ଷଶD?J?ଶ J ? D ?ଷଷD?J J ? D ?ଷ J ? D ?ଶD?D?D?ሺD?ଵD?ଵሻ D?J?ሶଶ J ? D ?ହଵD?J?ଶ J ? D ?ହଶD?J?ଷ J ? D ?ହଷD?J J ? D ?ହସDJ?ଵ J ? D ?ହD ? J ? D ?ଷD?D?D?ሺD?ଶD?ଶሻ ǤǤǤD?J?ሶ௥ିଵ J ? D ?ଶ௥ିଵǡଵD?J?௥ିଵ J ? D ?ଶ௥ିଵǡଶD?J?௥ J ? D ?ଶ௥ିଵǡଷD?J J ? C ? J ? D ?ଶ௥ିଵǡ௥ାଵD?J?௥ିଶ J ? D ?ଶ௥ିଵD?J?D?௥D?D?D?ሺD?௥ିଵD?௥ିଵሻD?J?ሶ௥ J ? D ?ଶ௥ାଵǡଵD?J?௥ J ? D ?ଶ௥ାଵǡଷD?J J ? C ? J ? D ?ଶ௥ାଵǡ௥ାଶD?J?௥ିଵ J ? D ?ଶ௥ାଵD ? J ? D ?௥ାଵD?D?D?ሺD?௥D?௥ሻ
ሺ ?Ǥ ? ?ሻ 
 
Once all the observed values for D?J?௞ are known, by inverse transformation, the system real 
state vector can be constructed. From the observer equations set 3.49 the D?J?௥ ǡ D ?J?௥ିଵǡ ǥ ǡ D ?J? are 
known. Then the D?J?௥ ǡ D ?J?௥ିଵǡ ǥ ǡ D ?J? can be calculated by following equations: 
 D?J?௥ J ? D ?௥ିଵD?J?௥ ሺ ?Ǥ ? ?ሻ 
 
According to equation 3.36 the remaining state vectors can be calculated as follow: 
 




D?J?௥ିଵ J ? D ?௥ିଵିଵ J?D?J?௥ିଵD?௥ିଵD?J?௥J?ሺ ?Ǥ ? ?ሻ 
 D?J?௥ିଶ J ? D ?௥ିଶିଵ ቎ D?J?௥ିଶD?௥ିଵିଵ J?D?J?௥ିଵD?௥ିଵD?J?௥J?቏ሺ ?Ǥ ? ?ሻ 
 
D?J?௥ିଷ J ? D ?௥ିଷିଵ C?C?C?C?




D?J J ? D ?ିଵ C?C?C?C?




3.5 Observer robustness against system uncertainty 
In this section the robustness of the proposed observer against system uncertainty is tested. 
Consider a second-order linear equation in canonical form presented by equation 3.55, which 
contains an unknown function  D?ሺD?ሻ in the second line. 
 J?D?ሶJ ? D ?ଵD ? J ? D ?ଵD?ଵ J ? D ?ଵD?ଵD?ሶଵ J ? D ?ଶD ? J ? D ?ଶD?ଵ J ? D ?ଶD?ଶ J ? D ?ሺD?ሻ ሺ ?Ǥ ? ?ሻ 
 
Where D? is the system output and D?ଵ is the system state to be observed. The function D?ሺD?ሻ can be 
caused by the uncertainty in the system model or parameters. The corresponding observer 
equation is: ቊ D?J?ሶ ? D ?ଵD?J J ? D ?ଵ ?Jଵ J ? D ?ଵD?ଵ J ? D ?ଵD?D?D?ሺD?J J ? D ?ሻD?J?ሶଵ J ? D ?ଶD?J J ? D ?ଶ ?Jଵ J ? D ?ଶD?ଶ J ? D ?ଶD?D?D?ሺD?ଵି ଵD?ሻǡD? J? ሺD?ଵ D?D?ሺD?J J ? D ?ሻሻȀሺ ? J? D?D?ሻሺ ?Ǥ ? ?ሻ 
 
The dynamic of the system error can be described by: 




 ቊ D?ሶ௬ J ? D ?ଵD?௬ J ? D ?ଵD?௬I? J ? D ?ଵD?D?D?J?D?௬J?D?ሶ௬I? J ? D ?ଶD?௬ J ? D ?ଶD?௬I? J ? D ?ሺD?ሻ J ? D ?ଶD?D?D?ሺD?ଵି ଵD?ሻሺ ?Ǥ ? ?ሻ 
 
In sliding mode the discontinuous control D?ଵD?D?D?J?D?௬J? will force D?ሶ௬ and D?௬ to zero. The 
equivalent value of the discontinuous control D?ଵD?D?D?J?D?௬J? can be calculated: 
 J?D?ሶ௬ J ? D ?௬ J ?   ?J ? ֜  J ?D? ?D?D?D?JD?D?J?J?D?D?J ? D ? J ? D ? ?D?D? ?ሺ ?Ǥ ? ?ሻ 
 
Substituting equation 3.58 in the second line of equation 3.57 results: 
 D?ሶ௬I? J ? D ?ଶD?௬ J ? D ?ଶD?௬I? J ? D ?ሺD?ሻ J ? D ?ଶD?D?D?J?D?௬I?J?ሺ ?Ǥ ? ?ሻ 
 
The discontinuous control D?ଶD?D?D?J?D?௬I?J? will force D?ሶ௬I? and D?௬I? to zero. The equivalent value of 
the discontinuous control D?ଵD?D?D?J?D?௬J? can be calculated: 
 J?D?ሶ௬I? J ? D ?௬I? J ?   ?J ? ֜  ቂD? ?D?D?D?ቀD?D? ?ቁቃD?D?J ?  J ?D?ሺD?ሻሺ ?Ǥ ? ?ሻ 
 
Therefore the proposed observer has robustness against uncertain functions in the second line 
of system equation 3.55.  In order to check the proposed observer robustness against uncertain 
terms in the first line of the system equation, consider equation 3.61.  
 J?D?ሶJ ? D ?ଵD ? J ? D ?ଵD?ଵ J ? D ?ଵD?ଵ J ? D ?ሺD ?ሻD?ሶଵ J ? D ?ଶD ? J ? D ?ଶD?ଵ J ? D ?ଶD?ଶ  ሺ ?Ǥ ? ?ሻ 
 
The function D?ሺD?ሻ can be caused by the uncertainty in the system model or parameters. The 
corresponding observer equation is presented by 3.56. The dynamic of the system error can be 
described by: ቊ D?ሶ௬ J ? D ?ଵD?௬ J ? D ?ଵD?௬I? J ? D ?ሺD ?ሻ J ? D ?ଵD D?D?J?D?௬J?D?ሶ௬I? J ? D ?ଶD?௬ J ? D ?ଶD?௬I? J ? D ?ଶD?D?D?ሺD?ଵି ଵD?ሻ ሺ ?Ǥ ? ?ሻ 




In sliding mode the discontinuous control D?ଵD?D?D?J?D?௬J? will force D?ሶ௬ and D?௬ to zero. The 
equivalent value of the discontinuous control D?ଵD?D?D?J?D?௬J? can be calculated: 
 J?D?ሶ௬ J ? D ?௬ J ?   ?J ? ֜  J ?D? ?D?D?D?JD?D?J?J?D?D?J ? D ? J ? D ? ?D?D? ? J D?ሺD?ሻሺ ?Ǥ ? ?ሻ 
 
Substituting equation 3.63 in the second line of equation 3.62 results: 
 D?ሶ௬I? J ? D ?ଶD?௬ J ? D ?ଶD?௬I? J ? D ?ଶD?D?D?J?D?௬I? ? D ?ଵି ଵD?ሺD?ሻJ?ሺ ?Ǥ ? ?ሻ 
 
The discontinuous control D?ଶD?D?D?J?D?௬I? ? D ?ଵି ଵD?ሺD?ሻJ? cannot force D?ሶ௬I? and D?௬I? to zero. Therefore 
the proposed observer has no robustness to uncertain terms in the first line of the system 
equations. 
 
3.6 Simulation results 
The ‘sliding mode observer using the equivalent control method’ can be used to observe the 
states of a second order linear circuit shown in figure 3.4.  
 
Figure 3.4: Second order linear circuit. 
 
The state space equation of the circuit is:  
J?D?ሶ J?ቂJ? ? ?Ǥ ? J? ? ? ? ? ? ?  ?ቃ D ? J ?ቂ   ?   ?  ?J? ? ? ? ?  ?ቃ D?D ? J ?ሾ  ?   ?ሿD? ሺ ?Ǥ ? ?ሻ 
Where: 
 D ? J ??D?௟D?௖J?ǡD? J?J?D?௢D?௦J?ሺ ?Ǥ ? ?ሻ 
 





The observability matrix can be defined as:  
 
 ࣩ J ?ቂ D?D?D?ቃ J? ቂ   ?   ?J? ? ?Ǥ ? J? ? ?ቃሺ ?Ǥ ? ?ሻ 
 
This observability matrix is full rank and system is therefore observable. In order to write the 
observer equations using equivalent control method, equation 3.55 should be transformed into 
the following canonical form where D? and D?ଵ are scalars.   
 J?D?ሶJ? J? ? ?Ǥ ?D? J?  ? ?D?ଵ J ?   ?  ?D ?ଶD?ሶଵ J?  ? ? ? ?D? J?  ? ? ? ?D?ଵ ሺ ?Ǥ ? ?ሻ 
 
Using a non-singular transformation D ? א ԹଶJ?ଶ:  
 D ? J ?ቂ  ?   ?  ?   ?ቃሺ ?Ǥ ? ?ሻ 
 
Where   D?J? J?D?J?D?J?ଵJ?ሺ ?Ǥ ? ?ሻ 
 
The observer equations for the system described in equation 3.68 can be defined as: 
 
ቐ D?J?ሶ ? J ?  ?  ?Ǥ  ?D ?J ? J ?     ?D ?Jଵ J ?     ?D ?ଶ J ? D ?ଵD?D?D?J?D?௬J?D?J?ሶଵ J ?   ?  ?  ?  ?D ?J? J?  ?   ? ?D?ଵ J ? D ?ଶD?D?D?ቀ D?ଵJ? ? ?ቁ ǡ D?ଵ J? D?ଵD?D?D?J?D?௬J? ? J?  ?Ǥ ? ? ? ?D?ሺ ?Ǥ ? ?ሻ 
 
By choosing D?ଵ J ? D ?ଶ J ?   ?  ?  ?  ?, the sliding mode will be guaranteed. The time-constant of the low-
pass filter is set to 0.0002s to have precise results. Figure 3.5 shows a simulation results for 
the observer designed for the second order linear circuit. In figure 3.5(a) observed value of 
line current D?௟ or D?J? and line current D?௟ or D? are presented. The observed value of capacitor 
voltage D?௖ or D?J?ଵ and capacitor voltage D?௖ or D?ଵ are presented in figure 3.5(b). The chattering 
effect can be seen on D?J?ଵ waveform. In figure 3.5(c) the discontinuous signal D?ଵD?D?D?J?D?௬J?  and 




its equivalent value D?ଵ is shown. In figure 3.5(d) the discontinuous signal D?ଶD?D?D? ቀ௭I?ିଽଵቁ is 
presented.  
 
Figure 3.5 ሺD?ሻD?J? and D? 
 
Figure 3.5 (b)  D?J?ଵ and D?ଵ, chattering can be seen on D?J?ଵ waveform. 
 
 
The reaching time for the observed value of the inductor current is 8.45 ms and for the 
observed value of capacitor voltage is  ? ?Ǥ ?D?D?. After observed value of the inductor current 
enters to sliding mode, the second-order system simplifies to a first-order system.  
















































(c)  D?ଵD?D?D?J?D?௬J? and D?ଵ 
 
(d)  D?ଶD?D?D?ቀ ௭I?ିଽଵቁ 
 




The high frequency oscillation generated by D?D?D?ሺሻ function is shown in figures 3.5(c) and 3.5 
(d). The waveform D?ଵ is the equivalent value of the D?ଵD?D?D?ሺD?௬ሻ. A low-pass filter is used to 
realize the equivalent value of D?ଵD?D?D?ሺD?௬ሻ.  





















































3.6.1 Observer using D?D?D? function 
Chattering is undesirable in practical application because of the high control activity and other 
associated problems. Unlike the sliding mode control, chattering in sliding mode observers is 
only linked to the numerical implementation [40]. The problem of chattering can be solved by 
using smooth control instead of on-off control. To achieve this goal a piecewise linear 
approximation of D?D?D? can be used, as shown in figure (3.6).  
 
Figure 3.6: D?D?D? function 
 
In order to avoid the high frequency switching functions in sliding mode the sign function, D?D?D?, can be replaced by a saturation function, D?D?D?. By using the D?D?D? function instead of the D?D?D? function there will be two operating region for observer, these are the inside of the 
boundary layer ሺJ? ? J? D? J?  ?ሻ where D?D?D?ሺD?ሻ J ? D ? and the outside of the boundary layer ሺD ? J ?   ?D ?D ?D ?D ? J ? J ?  ?ሻ where D D DሺD?ሻ J? D?D?D?ሺD?ሻ. The observer given in equation 3.71 with the D?D?D? function becomes: 
 
ቐD?J?ሶ ? J ?  ?  ?Ǥ  ?D ?J ? J ?     ?D ?Jଵ J ?     ?D ?ଶ J?  ? ? ? ?D?D?D?J?D?௬J?D?J?ሶଵ J?  ? ? ? ?D?J? J?  ? ? ? ?D?ଵ J?  ? ? ?D?D?D?ቀ D?ଵJ? ? ?ቁ ሺ ?Ǥ ? ?ሻ 
 
Since  ? ? ? ?D?D?D?J?D?௬J? is a ‘smooth’ function, then the output of low pass filter is the same as its 
input which means there is no need to implement the low-pass filter. Therefore D?ଵ can be 
replaced by  ? ? ? ?D?D?D?J?D?௬J? . D?ଵ J?  ? ? ? ?D?D?D?J?D?௬J?ሺ ?Ǥ ? ?ሻ 
 





The final observer equation using D?D?D? function can be then written as: 
 
J? D?J?ሶ ? J ?  ?  ?Ǥ  ?D ?J ? J ?     ?D ?Jଵ J ?     ?D ?ଶ J?  ? ? ? ?D?D?D?J?D?௬J?D?J?ሶଵ J?  ? ? ? ?D?J J  ? ? ? ?D?ଵ J?  ? ? ? ?D?D?D? J? ? ? ? ?J? ? ?D D?D?J?D?௬J  ሺ ?Ǥ ? ?ሻ 
 
The dynamic error signal is: 
 
J?D?ሶ௬ J ? J ?  ?  ?Ǥ  ?D ?௬ J   ?  ?D ?௬I? J?  ? ? ? ?D?D?D?J?D?௬J?D?ሶ௬I? J?  ? ? ? ?D?௬ J  ? ? ? ?D?D?D? J? ? ? ? ?J? ? ?D D?D?J?D?௬J ሺ ?Ǥ ? ?ሻ 
 
According to figure 3.6 outside of boundary layer, ሺD? J? J? ? and D ? J ? J ?  ?ሻ the D?D?D?ሺD?ሻ and D?D?D?ሺD?ሻ are same. Inside the boundary layer ሺJ? ? J? D? J? J? ?ሻ the D?D?D?ሺD?ሻ function is: 
 D?D?D?ሺD?ሻ J? D?ሺ ?Ǥ ? ?ሻ 
 
By using equation 3.76, equation 3.75 simplifies to: 
 ቊ D?ሶ௬ J? J? ? ? ? ?Ǥ ?D?௬ J ?   ?  ?D ?௬I?D?ሶ௬I? J? J? ? ? ? ? ? ?D?௬ ሺ ?Ǥ ? ?ሻ 
 
The eigenvalues of the system in equation 3.77 are ሺJ? ? ? ? ? J?  ? ? ? ?D?ሻ which have large 
negative real parts, guarantying the fast convergence of  D?௬ and D?௬I? to zero inside the 
boundary layer. Figure 3.7 shows the simulation results for this revised observer. In figure 
3.7(a) observed value of line current D?௟ or D?J? and line current D?௟ or D? are presented. The 
observed value of capacitor voltage D?௖ or D?J?ଵ and capacitor voltage D?௖ or D?ଵ are presented in 
figure 3.7(b). As it can be seen, signal D?J?ଵ reaches to D?ଵ smoothly and there is no chattering. In 
figure 3.7(c) the signal D?ଵD?D?D?J?D?௬J  is shown and the signal D?ଶD?D?D?J ௅I?ିଽଵD?D?D?J?D?௬J J? is presented 
in figure 3.7(d).  
 





Figure 3.7 (a)  D?J? and D? 
 
 
Figure 3.7 (b)  D?J?ଵ and D?ଵ 
 
 
According to simulation results in figure 3.7, there is no chattering or high-frequency 
oscillation in waveforms. The observed values of inductor current and capacitor voltage 
approaches to the real values smoothly. 















































(c)  D?ଵD?D?D?J?D?௬J  
 
 
(d)  D?ଶD?D?D?J ௅I?ିଽଵD?D?D?J?D?௬J J? 
 
Figure 3.7: simulation results for Sliding mode observer using equivalent control method with D?D?D? 
function. 
 
The waveform of D?ଵD?D?D?ሺD?௬ሻ in figure 3.7(c) is quite similar to the waveform of D?ଵ in figure 
3.5 (c). This confirms that using a D?D?D?ሺሻ function in observer equation is equivalent of using a D?D?D?ሺሻ function and a low-pass filter. In this example the simulation results confirm that using 
a D?D?D?ሺሻ function instead of D?D?D?ሺሻ function eliminates chattering and high-frequency 
oscillations.  






















































3.6.2 Observer for the systems with uncertain terms 
In this section the robustness of the proposed observer against uncertainty in system model or 
parameters is tested. Consider the system equation presented by equation 3.78: 
 J?D?ሶJ? J? ? ?Ǥ ?D? J?  ? ?D?ଵ J ?   ?  ?D ?ଶD?ሶଵ J?  ? ? ? ?D? J?  ? ? ? ?D?ଵ J ? ሺD?ሻሺ ?Ǥ ? ?ሻ 
 
The corresponding observer equation is presented in equation 3.71. The simulation results are 
presented in figure 3.8. 
 
 
Figure 3.8 (a) D?J? and  ,  (b)  D?J?ଵ and D?ଵ 














































In figure 3.8(a) observed value of line current D?௟ or D?J? and line current D?௟ or D? are presented. 
The observed value of capacitor voltage D?௖ or D?J?ଵ and capacitor voltage D?௖ or D?ଵ are presented 
in figure 3.8(b). In figure 3.8(c) the discontinuous signal D?ଵD?D?D?J?D?௬J?  and its equivalent value 
is shown.  
 
(c)  D?ଵD?D?D?J?D?௬J? and ቀD?ଵD?D?D?J?D?௬J?ቁ௘௤ 
  
(d)  D?ሺD?ሻ and ቀJ?J?D?ଶD?D?D?J?D?௬ଵJ J?௘௤ቁ 
 
Figure 3.8: simulation results for Sliding mode observer using equivalent control method for a system 
with an uncertain term D?ሺD?ሻ. 





























































In figure 3.8(d) the unknown function D?ሺD?ሻ and an estimation of D?ሺD?ሻ, ቀJ?J?D?ଶD?D?D?J?D?௬ଵJ J?௘௤ቁ, is 
presented. The simulation results confirm the robustness of proposed observer against 
uncertainties in the form of equation 3.78. In This example, the unknown function D?ሺD?ሻ can be 
caused by variation in the capacitance value or measurement error in the current D?௢. Therefore 
the proposed observer is robust against uncertainty in capacitance value and current D?௢. 
 
3.7 Summary 
In this chapter the theory of the sliding mode observers based on the equivalent control 
method has been studied. In order to implement the observer, system equations are 
transformed to a canonical form. The sliding conditions have been presented. In order to 
avoid high frequency discontinuous signals a boundary layer D?D?D? function is used instead of 
sign function. Finally simulation results for an example second order linear system using 
MATLAB are presented to show the operation of the observer.  










Sliding Mode Observer Implementation 
 
4.1 Introduction 
This chapter presents the implementation of the observer for the DC-link voltages of a two-
port cascaded H-bridge (CHB) multilevel converter. The sliding mode observer (SMO) using 
the equivalent control method has been chosen as observation method. A switching model of 
a single H-bridge converter has been used to design the SMO. First the SMO design is 
described and the application to a single H-bridge converter is considered. The application of 
the observer to the CHB multilevel converter is then discussed. The SMO design procedure 
for a back-to-back topology is also explained. The effect of the DC-DC converter in the back-
to-back topology on SMO implementation is examined. Finally the SMO design and 
application for a two-port power converter is described. Simulation results for SMO are 
presented in each section of the chapter. 
 
 




4.2 SMO design for a single H-bridge converter 
The H-bridge converter is the basic building block of the complete two-port power converter. 
Therefore as a first step, the SMO will be designed and implemented on a single H-bridge 
converter. The SMO using the equivalent control method has studied in detail in chapter 3. 
The first step in the design of SMO is to build a mathematical model of the system. In a 
system including an H-bridge converter the system mathematical model changes with the H-
bridge switching action. The mathematical model must take into account the switching state 
of the H-bridge. The switching states D? for the H-bridge converter are presented in table 4.1, 
based on the H-bridge converter topology shown in figure 4.1.  
 
Figure 4.1: The H-Bridge converter circuit 
 D?   ? D?ଵ    D?ଶ    ? D?ଵ    D?ଶ    ? D?ଵ    D?ଶ   J? ? D?ଵ    D?ଶ   
 
Table 4.1: The H-Bridge converter switching states 
 
The switching state determines the relationship between the ac-side and the dc-side voltages 
and currents. The H-bridge switching model is presented in equation1 for the H-bridge 
switching model diagram is shown in figure 4.2. 
 D?௔௖ J ? D ?Ǥ D ?ௗ௖ D?ௗ௖ J ? D ?Ǥ D ?௔௖ ሺ ?Ǥ ?ሻ 





Figure 4.2: The H-Bridge converter switching model diagram 
 
The objective of the SMO design for the functional circuit shown in figure 4.3 is to observe 
the capacitor voltage D?௖ by measuring the inductor current D?௟ and using knowledge of the 
voltage source D?௦ and load current D?௢ as system inputs. 
 
Figure 4.3: The functional circuit of the H-Bridge converter 
 
The equivalent circuit switch diagram is shown in figure 4.4.  
 
Figure 4.4: The switching diagram of the H-bridge equivalent circuit 
 
The circuit equation in state space form is:  
 J?D?ሶJ? D?D? J? D?D?D? J? D?D?   ሺ ?Ǥ ?ሻ 
With 
D ? J ?J J?D?D? J? ?D?D? ?D?D ?   ?J?D? J?J? ?
 ?D?J? ?D?  ?J?D? J? ሾ  ?   ?ሿሺ ?Ǥ ?ሻ 
 




Where D? is the system state vector and D? is system input vector and are defined as: 
 D ? J ??D?௟D?௖J?ሺ ?Ǥ ?ሻ D ? J ??D?௢D?௦J?ሺ ?Ǥ ?ሻ 
 
The first step is to check the system observability. The system observability matrix is: 
 ࣩ J ?ቂ D?D?D?ቃ J ? J ?  ?   ?J?D?D? J? ?D?D?J?ሺ ?Ǥ ?ሻ 
 
The system is fully observable when the observability matrix ࣩ is full rank. Full observability 
means that all the system states are observable. It can be seen that the observability matrix is 
full rank only when D ? J ? J ?  ?. When D ? J ?   ? the rank of observability matrix becomes 1, which 
means only D?௟ is observable.  The canonical form of the system equations is: 
 
J? D?D?D?D?௟ J ? J ? ?D?ሺD?D?௟ J D ?D ?௖ J ? D ?௦ሻD?D?D?D?௖ J?  ?D?ሺD?D?௟ J D ?௢ሻሺ ?Ǥ ?ሻ 
 
Based on observer design method discussed in chapter 3, the corresponding sliding mode 
observer is presented at equations 4.8 and 4.9. For D ? J ? J ?  ? both D?௟ and D?௖ are observable and 
the observer equations are: 
J?D?D?D?ଓƸ௟ J ? J ? ?D?ሺD?ଓƸ௟ J ? D ?D ?௖ J ? D ?௦ሻ J ? D ?ଵD?D?D?ሺଓƸ௟ J D ?௟ሻD?D?D?D?J?௖ J?  ?D?ሺD?ଓƸ௟ J ? D ?௢ሻ J ? D ?ଶD?D?D?J?J?D?D?D?ଵD?D?D?ሺଓƸ௟ J D ?௟ሻJ ሺ ?Ǥ ?ሻ 
 
Where ଓƸ௟ and D?J?௖ are the observed values for D?௟ and D?௖ respectively. For D ? J ?   ? only D?௟ is observable 
and the observer equations are: 
J?D?D?D?ଓƸ௟ J ? J ? ?D?ሺD?ଓƸ௟ J ? D ?௦ሻ J ? D ?ଵD?D?D?ሺଓƸ௟ J D ?௟ሻD?D?D?D?J?௖ J?  ?D?ሺD?ଓƸ௟ J ? D ?௢ሻሺ ?Ǥ ?ሻ 
 




The simulation results for the circuit in figure 4.3 with J?  ? ?D?D? , D? J?  ?Ǥ ? ? and D? J?  ? ? ? ?D?D? 
are shown in figures 4.5 and 4.6. According to sliding mode condition explained in chapter 3 
by equation 3.19, the observer gain D?ଵ J?  ? ? ? ?, D?ଶ J?  ? ? ? ?, which guarantees the sliding 
mode condition. The complete design of the SMO for system in figure 4.3 is presented in 
equation 4.10. 
J? D?D?D?ଓƸ௟ J ? J ?  ?  ?ሺ ?Ǥ ?ଓƸ௟ J ? D ?D ?௖ J ? D ?௦ሻ J?  ? ? ? ?D?D?D?ሺଓƸ௟ J ? D ?௟ሻD?D?D?D?J?௖ J?  ? ? ? ?ሺD?ଓƸ௟ J ? D ?௢ሻ J?  ? ? ? ?D?D?D?J?J? ? ?D?D?D?D?ሺଓƸ௟ J D ?௟ሻJ ሺ ?Ǥ ? ?ሻ 
 
Figure 4.5: Source voltage, converter voltage and inductor current for the H-bridge 
 
Figure 4.6 (a): The measured and observed values of capacitor voltage. 






















































(b): The measured and observed values of inductor current. 
 
Figure 4.6: The measured and observed values of the system variables. 
 
The simulation results are shown in figure 4.6. The reaching time for observed value of the 
capacitor voltage is  ? ?D?D?. In the sliding mode, the observed value and measured value of 
capacitor voltage matches perfectly. Simulation result confirms the correct operation and 
accuracy of proposed observation method for H-bridge converter. As explained in sections 3.5 
and 3.6.2, the proposed observer for the H-bridge converter will have robustness only against 
variation in capacitance value and measurement error in load current D?௢. Any other uncertainty 
in the system parameters or in system model like voltage drop across IGBTs will result in 
error in the observer output. Therefore in practical implementation of the observer, the voltage 
drop across IGBTs is modelled. This is presented in section 6.2. 
 
4.3 SMO design for the cascaded H-bridge converter  
In section 4.2 a sliding mode observer has been designed and successfully implemented on a 
single H-bridge converter. The complete two-port power converter is a multilevel converter 
comprising of cascaded H-bridge converters. Therefore it is necessary to evaluate the 
applicability of the proposed observer for cascaded H-bridge (CHB) multilevel converters. 
The topology and the switching model diagram of a two-level converter are shown in figure 
4.7.   
























(a): The converter topology 
 
(b): The switching model diagram 
 
Figure 4.7: The two-level CHB converter 
 
The circuit equation for the CHB converter in state space form is:  
 J?D?ሶJ? D?D? J? D?D?D? J? D?D?  ሺ ?Ǥ ? ?ሻ 
The system state vector  , input vector D? and constant matrices are defined as: 
 D ? J ? J ?D?௟D?௖ଵD?௖ଶJ ሺ ?Ǥ ? ?ሻ 
 D? J? J?D?௢ଵD௢ଶD?௦ J?ሺ ?Ǥ ? ?ሻ 





D ? J ?C?C?C?
C?C?C?J?D?D? J?D?ଵD? J?D?ଶD?D?ଵD?   ?   ?D?ଶD?   ?   ?C?C?C?
C?C?C?D? J?C?C?C?
C?C?C?  ?   ? ?D?J? ?D?   ?   ?  ? J ? ?D?  ?C?C?C?
C?C?C?D? J? ሾ  ?   ?   ?ሿሺ ?Ǥ ? ?ሻ 
 
Based on the switching states D?ଵ and D?ଶ there are four operating modes for the CHB topology 









Table 4.2: The two-level CHB converter operation modes. 
 
During mode-2 and mode-3 there is only one H-Bridge connected to the supply and the other 
H-bridge is not in circuit. The observer design method for mode-2 and mode-3 is exactly 
same as method used for the single H-bridge converter in the previous section. During mode-4 
both H-bridges are out of circuit and system is not observable. Before designing the SMO for 
mode-1 the system observability is checked. The system observability matrix during mode-1 
is presented in equation 4.15. 
 
ࣩ J ? J ?D?D?D?D?D?ଶJ ? J ?C?C?C?
C?C?   ?   ?  ?J?D?D? J?D?ଵD? J?D?ଶD?ቆD?ଶD?ଶ J?ሺD?ଵሻଶD?D?J?ሺD?ଶሻଶD?D?ቇ D?D?ଵD?ଶ D?D?ଶD?ଶ C?C?C?
C?C?ሺ ?Ǥ ? ?ሻ 
 
The observability matrix ࣩ is full rank when its determinant is not zero. The determinant of 
equation 15 is calculated in equation 16 and it is equal to zero which means matrix ࣩ is not 
full rank. Therefore for mode-1 the system is not fully observable.  




 ሺࣩሻ J? J?D?D?ଵ ଶD?ଷ J?D?D?ଵ ଶD?ଷ J?  ?ሺ ?Ǥ ? ?ሻ 
 
Hence during mode-1 none of capacitor voltages can be observed. The capacitor voltages can 
only be observed when there is one H-bridge connected to the supply and all the other H-
bridges are out of circuit. 
 
The switch model diagram for a 3-cell CHB converter is shown in figure 4.8. The system 








C?C?D?D?D?D?௟ J ? J ? ?D?ሺD?D?௟ J D ?ଵǤ D ?௖ଵ J ? D ?ଶǤ D ?௖ଶ J ? D ?ଷǤ D ?௖ଷ J ? D ?௔ሻD?D?D?D?௖ଵ J?  ?D?ሺD?ଵǤ D ?௟ J ? D ?௢ଵሻD?D?D?D?௖ଶ J?  ?D?ሺD?ଶǤ D ?௟ J ? D ?௢ଶሻD?D?D?D?௖ଷ J?  ?D?ሺD?ଷǤ D ?௟ J ? D ?௢ଷሻ
ሺ ?Ǥ ? ?ሻ 
 




In a three-cell CHB converter, based on switching states of each H-bridge, there will be eight 
operating modes. The operating modes for the three-cell CHB converter are listed in table 4.2. 
As it can be seen, each capacitor voltage is observable only when the associated H-bridge is in 
circuit and other H-bridges are shorted. Obviously this time interval decrease as the number of 
cells increases.  
 
 D?ଵ D?ଶ D?ଷ Observable DC-link voltages 
Mode-1 ሺJ? ?ሻ ሺJ? ?ሻ ሺJ? ?ሻ None 
Mode-2 ሺJ? ?ሻ ሺJ? ?ሻ ሺ ?ሻ None 
Mode-3 ሺJ? ?ሻ ሺ ?ሻ ሺJ? ?ሻ None 
Mode-4 ሺJ? ?ሻ ሺ ?ሻ ሺ ?ሻ D?௖ଵ 
Mode-5 ሺ ?ሻ ሺJ? ?ሻ ሺJ? ?ሻ None 
Mode-6 ሺ ?ሻ ሺJ? ?ሻ ሺ ?ሻ D?௖ଶ 
Mode-7 ሺ ?ሻ ሺ ?ሻ ሺJ? ?ሻ D?௖ଷ 
Mode-8 ሺ ?ሻ ሺ ?ሻ ሺ ?ሻ None 
 
Table 4.2: The operating modes for the three-cell CHB converter. 
 
For mode-4 only D?௖ଵ and  D?௟ are observable, shown by the observer equations presented in 
equation 4.18.  
C?C?C?
C?C?D?D?D?ଓƸ௟ J ? J ? ?D?ሺD?ଓƸ௟ J ? D ?ଵǤ D ?J?௖ଵ J ? D ?௔ሻ J ? D ?ଵD?D?D?ሺଓƸ௟ J D ?௟ሻD?D?D?D?J?௖ଵ J?  ?D?ሺD?ଵǤ ଓƸ௟ J ? D ?௢ଵሻ J ? D ?ଶD?D?D? J?J?D?D?ଵ DଵD?D?D?ሺଓƸ௟ J D ?௟ሻJ ሺ ?Ǥ ? ?ሻ 
 
For mode-6 only D?௖ଶ and  D?௟ are observable, shown by the observer equations presented in 
equation 4.19.   
C?C?C?
C?C?D?D?D?ଓƸ௟ J ? J ? ?D?ሺD?ଓƸ௟ J ? D ?ଶǤ D ?J?௖ଶ J ? D ?௔ሻ J ? D ?ଵD?D?D?ሺଓƸ௟ J D ?௟ሻD?D?D?D?J?௖ଶ J?  ?D?ሺD?ଶǤ ଓƸ௟ J ? D ?௢ଶሻ J ? D ?ଶD?D?D? J?J?D?D?ଶ DଵD?D?D?ሺଓƸ௟ J D ?௟ሻJ ሺ ?Ǥ ? ?ሻ 
 
For mode-7 only D?௖ଷ and D?௟ are observable, shown by the observer equations presented in 
equation 4.20.  





C?C?D?D?D?ଓƸ௟ J ? J ? ?D?ሺD?ଓƸ௟ J ? D ?ଷǤ D ?J?௖ଷ J ? D ?௔ሻ J ? D ?ଵD?D?D?ሺଓƸ௟ J D ?௟ሻD?D?D?D?J?௖ଷ J?  ?D?ሺD?ଷǤ ଓƸ௟ J ? D ?௢ଷሻ J ? D ?ଶD?D?D? J?J?D?D?ଷ DଵD?D?D?ሺଓƸ௟ J D ?௟ሻJ ሺ ?Ǥ ? ?ሻ 
  
For the other modes only D?௟ is observable. The SMO equation for D?௟ is: 
 D?D?D?ଓƸ௟ J ? J ? ?D?ሺD?ଓƸ௟ J ? D ?ଵǤ D ?J?௖ଵ J ? D ?ଶǤ D ?J?௖ଶ J ? D ?ଷǤ D ?J?௖ଷ J ? D ?௔ሻ J ? D ?ଵD?D?D?ሺଓƸ௟ J D ?௟ሻሺ ?Ǥ ? ?ሻ 
 
The observer equation for D?J?௖ଵ, D?J?௖ଶ and D?J?௖ଷ during unobservable modes 1, 2, 3, 5 and 8 are 
shown in equation 4.22. 
C?C?C?
C?C?D?D?D?D?J?D? ?J?  ?D?ሺD? ?Ǥ D ?ƸD?J ? D ?D? ?ሻD?D?D?D?J?D? ?J?  ?D?ሺD? ?Ǥ D ?ƸD?J ? D ?D? ?ሻD?D?D?D?J?D? ?J?  ?D?ሺD? ?Ǥ D ?ƸD?J ? D ?D? ?ሻ
ሺ ?Ǥ ? ?ሻ 
 
During the unobservable modes, the voltage observer equations are a pure integrator. During 
these modes the voltage observer equations track the voltage ripples without trying to 
eliminate the offset between observed values and measured values. During these modes there 
is voltage drift in observed values and any uncertainty in capacitance value or any 
measurement error in currents will increase the voltage drift. The unobservable states increase 
as number of cell increases.  
The sliding surface is ሺଓƸ௟ J ? D ?௟ሻ. The gains D?ଵ and D?ଶ should be chosen in a way to guarantee 
the reaching and sliding mode conditions as explained by equations 3.14 to 3.19 in chapter 3. 
The simulation results for the system with D? J?  ? ?D?D?, D? J?  ?Ǥ ? ? and D? J?  ? ? ? ?D?D? are shown 
in figures 4.9 and 4.10. The observer gains D?ଵ J?  ? ? ? ? and D?ଶ J?  ? ? ? ? guarantees the 
reaching mode and sliding mode condition for this example. The designed SMO equation for D?௖ଵ in this example during mode-4 are presented in equations 4.23. 
 
C?C?C?
C?C? D?D?D?ଓƸ௟ J ? J ?  ?  ?ሺ ?Ǥ ?ଓƸ௟ J ? D ?ଵǤ D ?J?௖ଵ J ? D ?௔ሻ J?  ? ? ? ?D?D?D?ሺଓƸ௟ J ? D ?௟ሻD?D?D?D?J?௖ଵ J?  ? ? ? ?ሺD?ଵǤ ଓƸ௟ J ? D ?௢ଵሻ J?  ? ? ? ?D?D?D?J?J? ? ?D?ଵD?D D?ሺଓƸ௟ J D ?௟ሻJ  ሺ ?Ǥ ? ?ሻ 




For all the other modes:  
C?C?C?
C?C? D?D?D?ଓƸ௟ J ? J ?  ?  ?ሺ ?Ǥ ?ଓƸ௟ J ? D ?ଵǤ D ?J?௖ଵ J ? D ?ଶǤ D ?J?௖ଶ J ? D ?ଷǤ D ?J?௖ଷ J ? D ?௔ሻ J?  ? ? ? ?D?D?D?ሺଓƸ௟ J ? D ?௟ሻD?D?D?D?J?௖ଵ J?  ? ? ? ?ሺD?ଵǤ ଓƸ௟ J ? D ?௢ଵሻ ሺ ?Ǥ ? ?ሻ 
 
Figure 4.9: Source voltage, converter voltage and inductor current 
 
The distorted converter voltage in figure 4.9 is because of unequal dc-link voltages. 
Unbalanced loads are applied to the dc-links to have three unequal dc-link voltages. By 
having different dc-link voltages, it is possible to evaluate the efficiency of the designed 
observer in observing each dc-link voltage. 
 
Figure 4.10(a): The measured and observed values of dc-link voltages. 


































































Figure 4.10(b): The measured and observed values of line current. 
 
The reaching time for observed values for dc-link voltages is about  ? ?D?D?. In sliding mode, 
the observed value and measured value of the dc-link voltages are identical.  Simulation result 
confirms the correct operation of proposed observation method for cascaded H-bridge 
converter. 
 
4.4 SMO design for the three-phase CHB multilevel converter  
 
The efficiency of the sliding mode observer using the equivalent control method for cascaded 
H-bridge converters has been shown in previous sections of this chapter. Almost all of works 
and researches in the field of application of observers on power electronic circuits have been 
done on single phase circuits. Application of SMO on three-phase power electronic converters 
is a new research area. The main issue in the three-phase power converters is the lack of direct 
voltage measurement of the floating node D?. The SMO implementation on three-phase power 
converter is addressed in this section. The switching model of a three-phase CHB multilevel 
converter is shown in figure 4.11.   
 

























Figure 4.11: The switching model of a two-level CHB multilevel converter 
 
The three-phase voltage equations for this converter are: 
 ቐD?௔ J? ሺD ? J ? D ?D ?ሻ ௔ J ? D ?ଵD?௖ଵ J ? D ?ଶD?௖ଶ J ? D ?ଷD?௖ଷ J ? D ?௡D?௕ J? ሺD ? J ? D ?D ?ሻ ௕ J ? D ?ସD?௖ସ J ? D ?ହD?௖ହ J ? D ?଺D?௖଺ J ? D ?௡D?௖ J? ሺD ? J ? D ?D ?ሻ ௖ J ? D ?଻D?௖଻ J ? D ?଼D?௖଼ J ? D ?ଽD?௖ଽ J ? D ?௡ ሺ ?Ǥ ? ?ሻ 
 
For a balanced three-phase system D?௡ is defined as: 
 D?௡ J ? J ? ? ?J ? D ?௜D?௖௜ଽ௜ୀଵ ሺ ?Ǥ ? ?ሻ 
 
The three-phase equations for this converter in state-space form are presented in equations 
4.27, 4.28 and 4.29.  
 
















C?C?D?D?D?D?௖ J ? J ? ?D?ሺD?D?௖ J D ?଻Ǥ D ?௖଻ J ? D ?଼Ǥ D ?௖଼ J ? D ?ଽǤ D ?௖ଽ J ? D ?௖ J ? D ?௡ሻD?D?D?D?௖଻ J?  ?D?ሺD?଻Ǥ D ?௖ J ? D ?௢଻ሻD?D?D?D?௖଼ J?  ?D?ሺD?଼Ǥ D ?௖ J ? D ?௢଼ሻD?D?D?D?௖ଽ J?  ?D?ሺD?ଽǤ D ?௖ J ? D ?௢ଽሻ
ሺ ?Ǥ ? ?ሻ 
 
The corresponding observer equations for D?௖ଵ in phase-a is shown in equations 4.30 and 4.31.  
 
C?C?C?
C?C?D?D?D?ଓƸ௔ J ? J ? ?D?J?D?ଓƸ௔ J ? D ?ଵǤ D ?J?௖ଵ J ? D ?௔ J?  ? ?J ? D ?௜D?J?௖௜ଽ௜ୀଵ J ? J ? D ?ଵ D?D?ሺଓƸ௔ J ? D ?௔ሻD?D?D?D?J?௖ଵ J?  ?D?ሺD?ଵǤ ଓƸ௔ J ? D ?௢ଵሻ J ? D ?ଶD?D?D?J?J?D?D?ଵD?ଵD?D?D?ሺଓƸ௔ J ? D ?௔ሻJ?ሺ ?Ǥ ? ?ሻ 
 
Equation 4.30 is valid for ሺD?ଵ J ? J ?  ?D ?D ?D ?D ?ଶ J?  ?D?D?D?D?ଷ J ?   ?ሻ and equation 4.31 is valid for 
all other modes. 
 
C?C?C?
C?C?D?D?D?ଓƸ௔ J ? J ? ?D?J?D?ଓƸ௔ J ? J ?D ?௜D?J?௖௜ଷ௜ୀଵ J ? D ?௔ J?  ? ?J ? D ?௜D?J?௖௜ଽ௜ୀଵ J ? J ? D ?ଵ D?D?ሺଓƸ௔ J ? D ?௔ሻD?D?D?D?J?௖ଵ J?  ?D?ሺD?ଵǤ ଓƸ௔ J ? D ?௢ଵሻ ሺ ?Ǥ ? ?ሻ 




The SMO equations for all the other capacitor voltages can be derived in the same way. The 
simulation results for the system with D? J?  ? ?D?D?, D? J?  ?Ǥ ? ? and D? J?  ? ? ? ?D?D? are presented in 
figures 4.12 and 4.13. The observer gains D?ଵ J?  ? ? ? ? and D?ଶ J?  ? ? ? ? guarantees the sliding 
condition. The designed SMO equation for D?௖ଵ for ( D?ଵ J ? J ?  ? and D?ଶ J ?   ? and D?ଷ J ?   ? ) are 
presented in equations 4.32 and 4.33. 
 
C?C?C?
C?C?D?D?D?ଓƸ௔ J? J? ? ? J? ?Ǥ ?ଓƸ௔ J ? D ?ଵǤ D ?J?௖ଵ J ? D ?௔ J?  ? ?J ?D?௜D?J?௖௜ଽ௜ୀଵ J? J?  ? ? ? ?D?D?D?ሺଓƸ௔ J ? D ?௔ሻD?D?D?D?J?௖ଵ J?  ? ? ? ?ሺD?ଵǤ ଓƸ௔ J ? D ?௢ଵሻ J?  ? ? ? ?D?D?D?J?J? ? ?D?ଵD?D D?ሺଓƸ௔ J ? D ?௔ሻJ?ሺ ?Ǥ ? ?ሻ 
 
For all the other modes: 
 
C?C?C?
C?C?D?D?D?ଓƸ௔ J? J? ? ? J? ?Ǥ ?ଓƸ௔ J ? J ?D ?௜D?J?௖௜ଷ௜ୀଵ J ? D ?௔ J?  ? ?J ? D ?௜D?J?௖௜ଽ௜ୀଵ J ? J ? D ?ଵ D?D?ሺଓƸ௔ J ? D ?௔ሻD?D?D?D?J?௖ଵ J?  ? ? ? ?ሺD?ଵǤ ଓƸ௔ J ? D ?௢ଵሻ ሺ ?Ǥ ? ?ሻ 
 
 
Figure 4.12: The measured and observed values of the capacitor voltages in phase-a of the three-phase, 
three-cell CHB converter 
 





































Figure 4.13: The measured and observed values of the line current in phase-a of the three-phase, three-
cell CHB converter 
 
The reaching time for observed values for dc-link voltages is about  ? ?D?D?. In sliding mode, 
the observed value and measured value of the dc-link voltages are identical.  Simulation result 




4.5 SMO design for the back-to-back converter topology 
So far it has been shown that the proposed SMO is successfully applicable for cascade H-
bridge converters and three-phase multilevel power converters. The two-port power converter 
consists of back-to-back converters with isolation DC-DC converter. Therefore it is necessary 
to prove the applicability of the SMO for the back-to-back converter topology. The structure 
of a back-to-back converter topology is shown in figure 4.14. The switching model diagram 
of the back-to-back topology is presented in figure 4.15.   

























Figure 4.14: The back-to-back converter topology 
 
 
Figure 4.15: The switching model for the back-to-back converter topology 
 
The canonical form of the system equations is given in equation 4.34. 
 
J?D?D?D?D?௟ଵ J ? J ? ?D?ሺD?D?௟ଵ J ? D ?ଵD?௖ J ? D ?௦ଵሻD?D?D?D?௖ J?  ?D?ሺD?ଵD?௟ଵ J ? D ?ଶD?௟ଶሻሺ ?Ǥ ? ?ሻ 
 
The corresponding sliding mode observer can be written as: 
 
J?D?D?D?ଓƸ௟ଵ J ? J ? ?D?ሺD?ଓƸ௟ଵ J ? D ?ଵD?J?௖ J ? D ?௦ଵሻ J ? D ?ଵD?D?D?ሺଓƸ௟ଵ J ? D ?௟ଵሻD?D?D?D?J?௖ J?  ?D?ሺD?ଵଓƸ௟ଵ J ? D ?ଶD?௟ଶሻ J ? D ?ଶD?D?D?J?J?D?D?ଵD?ଵD?D?D?ሺଓƸ௟ଵ J ? D ?௟ଵሻJ?ሺ ?Ǥ ? ?ሻ 
 
The simulation results for the system with J?  ? ?D?D? , D? J?  ?Ǥ ? ? and D? J?  ? ? ? ?D?D? are 
presented in figures 4.16 and 4.17. The ports of the converter are connected to voltage sources 








The observer equations are: 
 




Figure 4.16: Source voltages, converter voltages and inductor currents at each port. 
 
 































































Figure 4.17: Measured and observed values of system states. 
 
The reaching time for observed values for capacitor voltage is about  ? ?D?D?. In sliding mode, 
the observed value and measured value of the capacitor voltage are identical.  Simulation 




















































4.6 SMO for the back-to-back topology with a DC-DC converter 
The back-to-back converter with DC-DC converter is the building block of the two-port 
power converter. The sliding mode observer has been successfully implemented on a back-to-
back converter in previous section. In this section the applicability of the sliding mode 
observer on the back-to-back topology with isolation DC-DC converter will be evaluated. The 
structure of the back-to-back topology with DC-DC converter is shown in figure 4.18.    
 
Figure 4.18: The back-to-back topology with isolation DC-DC converter 
 
The SMO design for the back-to-back topology was described in previous section. The effect 
of adding the isolation DC-DC converter on the SMO equations is considered in this section. 
The DC-DC converter topology is shown in figure 4.19. 
 
Figure 4.19: The DC-DC converter topology 
 
The basic operating principles of the DC-DC converter are explained in Chapter 2. The D?௟ଵ 
and D?௟ଶ currents are almost equal if losses and magnetising current are ignored. The leakage 
inductance of the medium frequency transformer with 1:1 turns ratio in the DC-DC converter 
is small therefore the DC-DC converter operates with only a small phase shift. Having a small 
phase shift means that the terminal currents D?ௗଵD?௟ଵ and D?ௗଶD?௟ଶ  are almost equal. The terminal 
voltages of the DC-DC converter are also almost equal, therefore the following assumption 
can be stated: 
 




D?௖ଵ J ? D ?௖ଶ D?ௗଵD?D? ?J ? D ?ௗଶD?D? ?ሺ ?Ǥ ? ?ሻ 
 
The switching model diagram of the DC-DC converter is presented in figure 4.20 
 
Figure 4.20: The switching model diagram DC-DC converter 
 
Where D?௟ is the leakage inductance of the transformer. Using equation 4.37 a simplified 
functional model of switching diagram of DC-DC converter can be derived. This simplified 
model of the DC-DC converter is presented in figure 4.21. 
 
 
Figure 4.21: The simplified model of DC-DC converter 
 
The switching model diagram of the back-to-back topology with a DC-DC converter is shown 
in 4.22 and the corresponding simplified switching model is presented in figure 4.23.  
 
 
Figure 4.22: The switching model for the back-to-back topology with an isolated DC-DC converter 
 
 
Figure 4.23: The simplified model for the back-to-back topology with an isolated DC-DC  




The canonical form of the system equations can then be defined: 
 
J?D?D?D?D?௟ଵ J ? J ? ?D?ሺD?D?௟ଵ J ? D ?ଵD?௖ଵ J ? D ?௦ଵሻD?D?D?D?௖ଵ J?  ? ?D?ሺD?ଵD?௟ଵ J ? D ?ଶD?௟ଶሻ ሺ ?Ǥ ? ?ሻ 
 
The corresponding sliding mode observer is: 
 
J?D?D?D?ଓƸ௟ଵ J ? J ? ?D?ሺD?ଓƸ௟ଵ J ? D ?ଵD?J?௖ଵ J ? D ?௦ଵሻ J ? D ?ଵD?D?D?ሺଓƸ௟ଵ J ? D ?௟ଵሻD?D?D?D?J?௖ଵ J?  ? ?D?ሺD?ଵଓƸ௟ଵ J ? D ?ଶD?௟ଶሻ J ? D ?ଶD?D?D?J?J?D?D?ଵD?ଵD?D?D?ሺଓƸ௟ଵ J ? D ?௟ଵሻJ?ሺ ?Ǥ ? ?ሻ 
 
The simulation results for the system with J?  ? ?D?D? , D? J?  ?Ǥ ? ? and D? J?  ? ? ? ?D?D? are 
presented in figures 4.24 – 4.26. The ports of the converter are connected to voltage sources 
with different frequencies.  The supply frequencies are  ? ?D⨇? and 6 ?D⨇?.  The observer gains D?ଵ J?  ? ? ? ? and D?ଶ J?  ? ? ? ? guarantee the sliding condition.  
 
 
Figure 4.24: The voltages across the DC-DC converter terminals. 
 
 



























(a): Source voltage, converter voltage and inductor current at port-1. 
 
(b): Source voltage, converter voltage and inductor current at port-2. 
 
Figure 4.25: The back-to-back converter waveforms. 
 
As it can be seen in figure 4.24 the ripple frequencies of two capacitor voltages are different 
because of the different supply frequencies.  The supply voltage, converter voltage and line 
current for each port are shown in figure 4.25. The power flow direction is from port-1 to 
port-2. This is obvious as converter voltage lags supply voltage in port-1 which means that the 
converter is in rectification mode and the supply voltage lags the converter voltage in port-2 
which means that converter at port-2 is in inversion mode. 



























































(a): Capacitor voltage. 
 
 
(b): line current. 
 
Figure 4.26: Measured and observed values of system variables. 
 
The reaching time for observed values for capacitor voltage is about  ? ?D?D?. In sliding mode, 
the observed value and measured value of the capacitor voltage are not quite identical. This is 
because of DC-DC converter and approximation made in observer equations. Simulation 
result confirms the correct operation of proposed observation method for the back-to-back 
converter with DC-DC converter. 
 














































4.7 The Sliding mode observer for the complete two-port power 
converter 
The efficiency of ‘sliding mode observer using the equivalent control method’ for three-
phase, three-cell power converter and back-to-back converter with DC-DC converter has been 
proved in the earlier sections of this chapter. The two-port power converter is a combination 
of converters which has been considered so far. In this section the sliding mode observer will 
be designed and implemented on a complete two-port power converter. The structure of the 





























(a) Grid connection 
 
 
(b) Converter topology 
 
Figure 4.27: The two port power converter.  
 




The two port power converter comprises of nine modules. Each module includes a back-to-
back converter with a DC-DC converter isolation stage. In order to simplify the mathematical 
model of the two-port power converter, each module will be replaced by the model described 
in figure 4.23. This will result in the simplified model of two-port converter presented in 
figure 4.28.   
 
Figure 4.28: The simplified switching model of the two-port power converter.  
 
The effect of port-B on observer equations can be modelled by current sources. The final 
model of the two-port converter used to design the SMO is presented in figure 4.29. 
 
 








The three-phase voltage equations at port-A are: 
 ቐD?௔ଵ J? ሺD ? J ? D ?D ?ሻ ௔ଵ J ? D ?ଵD?௖ଵ J ? D ?ଶD?௖ଶ J ? D ?ଷD?௖ଷ J ? D ?௡D?௕ଵ J? ሺD ? J ? D ?D ?ሻ ௕ଵ J ? D ?ସD?௖ସ J ? D ?ହD?௖ହ J ? D ?଺D?௖଺ J ? D ?௡D?௖ଵ J? ሺD ? J ? D ?D ?ሻ ௖ଵ J ? D ?଻D?௖଻ J ? D ?଼D?௖଼ J ? D ?ଽD?௖ଽ J ? D ?௡ ሺ ?Ǥ ? ?ሻ 
 
In a balanced three-phase system D?௡ is: D?௡ J ? J ? ? ?J ? D ?௜D?௖௜ଽ௜ୀଵ ሺ ?Ǥ ? ?ሻ 
 
















C?C?D?D?D?D?௖ଵ J ? J ? ?D?ሺD?D?௖ଵ J ? D ?଻Ǥ D ?௖଻ J ? D ?଼Ǥ D ?௖଼ J ? D ?ଽǤ D ?௖ଽ J ? D ?௖ଵ J ? D ?௡ሻD?D?D?D?௖଻ J?  ? ?D?ሺD?଻Ǥ D ?௖ଵ J ? D ?଻଻Ǥ D ?௔ଶሻD?D?D?D?௖଼ J?  ? ?D?ሺD?଼Ǥ D ?௖ଵ J ? D ?଼଼Ǥ D ?௕ଶሻD?D?D?D?௖ଽ J?  ? ?D?ሺD?ଽǤ D ?௖ଵ J ? D ?ଽଽǤ D ?௖ଶሻ
ሺ ?Ǥ ? ?ሻ 
 




The corresponding observer equations for D?௖ଵ in phase-a are presented in equations 4.45 and 
4.46. For the mode where D?ଵ J ? J ?  ? and D?ଶ J ?   ? and D?ଷ J ?   ? the observer equations are: 
 
C?C?C?
C?C?D?D?D?ଓƸ௔ଵ J ? J ? ?D?J?D?ଓƸ௔ଵ J ? D ?ଵǤ D ?J?௖ଵ J ? D ?௔ଵ J?  ? ?J ?D?௜D?J?௖௜ଽ௜ୀଵ J ? J ? D ?ଵ D?D?ሺଓƸ௔ଵ J ? D ?௔ଵሻD?D?D?D?J?௖ଵ J?  ? ?D?ሺD?ଵǤ ଓƸ௔ଵ J ? D ?ଵଵǤ D ?௔ଶሻ J ? D ?ଶD?D?D?J?J?D?D?ଵD?ଵD?D?D?ሺଓƸ௔ଵ J ? D ?௔ଵሻJ?ሺ ?Ǥ ? ?ሻ 
 
For all the other modes: 
 
C?C?C?
C?C?D?D?D?ଓƸ௔ଵ J ? J ? ?D?J?D?ଓƸ௔ଵ J ? J ?D ?௜D?J?௖௜ଷ௜ୀଵ J ? D ?௔ଵ J?  ? ?J ? D ?௜D?J?௖௜ଽ௜ୀଵ J ? J ? D ?ଵ D?D?ሺଓƸ௔ଵ J ? D ?௔ଵሻD?D?D?D?J?௖ଵ J?  ? ?D?ሺD?ଵǤ ଓƸ௔ଵ J ? D ?ଵଵǤ D ?௔ଶሻ ሺ ?Ǥ ? ?ሻ 
 
The SMO equations for all the other capacitor voltages can be derived in the same way. The 
simulation results for the system with J?  ? ?D?D? , D? J?  ?Ǥ ? ? and D? J?  ? ? ? ?D?D? are presented in 
figures 4.30 and 4.31. The observer gains of D?ଵ J?  ? ? ? ? and D?ଶ J?  ? ? ? ? guarantees the 
sliding condition. For example the SMO equations for D?௖ଵ for the mode where D?ଵ J ? J ?  ? and D?ଶ J ?   ? and D?ଷ J ?   ? are presented in equations 4.47 and 4.48. 
 
C?C?C?
C?C?D?D?D?ଓƸ௔ଵ J? J? ? ? J? ?Ǥ ?ଓƸ௔ଵ J ? D ?ଵǤ D ?J?௖ଵ J ? D ?௔ଵ J?  ? ?J ?D?௜D?J?௖௜ଽ௜ୀଵ J? J?  ? ? ? ?D?D?D?ሺଓƸ௔ଵ J ? D ?௔ଵሻD?D?D?D?J?௖ଵ J?  ? ? ?ሺD?ଵǤ ଓƸ௔ଵ J ? D ?ଵଵǤ D ?௔ଶሻ J?  ? ? ? ?D?D?D?J?J? ? ?D?ଵD?D D?ሺଓƸ௔ଵ J D ?௔ଵሻJ?ሺ ?Ǥ ? ?ሻ 
 
For all the other modes: 
 
C?C?C?
C?C?D?D?D?ଓƸ௔ଵ J? J? ? ? J? ?Ǥ ?ଓƸ௔ଵ J ? J ?D ?௜D?J?௖௜ଷ௜ୀଵ J ? D ?௔ଵ J?  ? ?J ? D ?௜D?J?௖௜ଽ௜ୀଵ J? J?  ? ? ? ?D?D?D?ሺଓƸ௔ଵ J ? D ?௔ଵሻD?D?D?D?J?௖ଵ J?  ? ? ?ሺD?ଵǤ ଓƸ௔ଵ J ? D ?ଵଵǤ D ?௔ଶሻ ሺ ?Ǥ ? ?ሻ 
 







Figure 4.30: The measured and observed values of the capacitor voltages in phase-a of port-A of the 
two-port converter 







































































Figure 4.31: The measured and observed values of the line current in phase-a of port-A of converter 
 
The simulated system has lots of nodes and equations. For such a complex model, the 
simulator fails to produce the precise results. Therefore to decrease the system model 
complexity and to have precise results, the voltage D?௡ is measured directly instead of using 
equation 4.41. The reaching time for observed values for capacitor voltage is about  ? ?D?D?. In 
sliding mode, the observed value and measured value of the capacitor voltage are not quite 
identical. This is because of DC-DC converter and approximation made in observer equations. 
Simulation result confirms the efficiency of proposed observation method for the complete 
two-port power converter. 
 
4.8 Summary 
In this chapter the sliding mode observers based on the equivalent control method have been 
applied to the complete two-port power converter. The switching model for the H-bridge 
converters has been used to design the SMO. The switching model has been extended to the 
single-phase CHB multilevel converter. The observability of the variables in the single-phase 
CHB multilevel converter has been examined. Then the SMO equations were derived for the 
three-phase one-port CHB multilevel converter.  The effect of adding the DC-DC converter 
on observer equations for the back-to-back topology has been explained. Finally SABER 
simulation results for the two-port power converter have been presented. The simulation 
results confirm that the selected observer techniques are suitable for this power converter 
application.  


































In order to experimentally validate the proposed observer, a three-phase three-cell power 
converter prototype has been constructed. This chapter presents details of the construction and 
structure of experimental power converter as well as the practical results. First the power 
converter structure is explained, in details: then the digital and analog control units are 
explained in detail. Finally the experimental results of the power converter are presented.  
 
5.2. Layout of experimental power converter 
 
As explained in Chapter Four, the port-A voltage equations are enough to construct the 
observer equations for a two-port power converter. From the observer equation’s point of 
view, port-B is just a load. Therefore to keep the prototype simple, port-B of the power 
converter is connected to a resistive load. This assumption does not affect the observer 




equations. The block diagram and a photograph of the experimental power converter and the 
digital control unit are shown in figures 5.1 and 5.2 respectively. The prototype has three 
main units including a power converter unit, voltage and current transducers unit and a digital 
control unit.  
 
 
Figure 5.1: Block diagram of complete power converter and digital control unit 
 
As it can be seen in figure 5.1, the dc-link voltages are measured to control the DC-DC 
converter. The main reason to observe the same voltages is to have redundant information 
about dc-link voltages to increase system reliability. 
 
The power converter comprises of three 11mH line inductances and nine power modules. 
Each power module includes an H-bridge, two 1000µF dc-link capacitors and a DC-DC 
converter. The DC-DC converter is composed of two H-bridge converters across a medium-
frequency transformer and an inductor. Each DC-DC converter has its own analog PI 
controller card. The PI controller is implemented using op-amps and passive elements. The 
1200V and 30A Semikron SK30GH123 IGBT module is used for the H-bridge converters. 
The H-bridge gate drive circuit is equipped with a dead-time circuit to protect the device from 
short circuits in any H-bridge leg.    




The voltage and current transducers measure the three-phase voltages and currents at port-A 
and nine dc-link voltages. The LEM LV 25-P and LEM LA 55-P transducers are used to 
measure the voltages and currents respectively.  
Digital control unit 







Figure 5.2: The complete power converter and digital control unit 
 
The power flow between the supply and the power converter is controlled digitally. The 
digital control unit comprises of a high-performance floating-point TMS320C6713 DSP 
board, two ACTEL ProASIC3 FPGAs, a Host port interface (HPI) daughter card, twenty 
fourteen-bit A/D converters and a digital to optic interface board. The measured voltages and 
currents by transducers are transformed to digital values by A/D converters and are 
transferred to DSP through FPGA. The voltage control loop, current control loop and 
capacitor voltage balancer equations are written in discrete form in the DSP code. The Tustin 
method is used to transform the continuous equations to discrete form. The PSCPWM 
technique is implemented on the FPGA. The sliding mode observer equations are 
implemented on FPGA in a fixed-point format using the VHDL language. Because of the size 
of the power converter, there is a large distance between the control unit and the IGBTs. To 
eliminate noise effects, the gate signals are transformed to optical signals and then sent to 




IGBT modules by fiber-optics. The design of the power converter, transducer and digital 
control unit are explained in detail in the following sections.  
 
5.3. Current and voltage transducers 
 
The LEM LV 25-P and LEM LA 55-P transducers are used to measure the voltages and 
currents respectively. The LEM LV 25-P is capable of measuring voltages up to 600V and 
LEM LA 55-P can measure currents up to 70A. The transducers provide galvanic isolation 
between the power circuit and the control unit. The output of both voltage and current 
transducers are in the form of current to reduce the noise effect on the measured signals while 
they are being transmitted to the control unit. The LEM LV 25-P and LEM LA 55-P 
transducer schematics are shown in figures 5.3 and 5.4 respectively. 
 

Figure 5.3: The LEM LV 25-P voltage transducer schematic. 
 

Figure 5.4: The LEM LA 55-P current transducer schematic. 
 
In figure 5.3 the value of D?ଵ depends on the maximum measured voltage across +HT and –
HT. The nominal value of the current flowing through resistor D?ଵ, D?௣, is  ? ?D?D?.  The 
conversion ratio between the primary and secondary current for the LEM LV 25-P is: 
 




D?௦D?௣ J?  ?Ǥ ?ሺ ?Ǥ ?ሻ 
 
The overall accuracy of transducer is around J? ?Ǥ ? ? at  ? ? ?D?. For the current transducer, 
LEM LA 55-P, the number of turns at the primary side depends on the magnitude of the 
current to be measured. The nominal primary current for current transducer is 50A. To 
measure a current of 5A, the transducer needs to have 10 turns on the primary winding. The 
conversion ratio between the primary and secondary currents for the LEM LA 55-P is: 
 D?௦D?௣ J?  ?Ǥ ? ? ?ሺ ?Ǥ ?ሻ 

Figure 5.5: The measurement unit with voltage and current transducers 
 
The measuring resistance D?ெ (burden resistor) is placed on the FPGA board. The measuring 
resistor value depends on the transducers secondary current and the maximum allowable 
voltage at the A/D inputs. The complete measurement unit including the current and voltage 
transducers is shown in figure 5.5. 
 
 




5.4.  Power converter module 
 
Each power module comprises of an H-bridge rectifier at port-A, two dc-link capacitors, a 
DC-DC converter and a resistive load. The block diagram, circuit diagram and photograph of 
a power converter module are shown in figures 5.6 and 5.7. The H-bridge at port-A act as 
controlled ac-to-dc rectifier. The DC-DC converter equalizes the two dc-link voltages at its 
terminals. Its main role is to provide galvanic isolation between port-A and the load. The DC-
DC converter includes two H-bridge converters, one medium frequency transformer, one 
inductor and an analog controller card. The basic operation principle of a DC-DC converter 
was explained in chapter-2. 
 

Figure 5.6(a): Block diagram of a power converter module 
 
  
Figure 5.6(b): Circuit diagram of a power converter module 





Figure 5.7: Power converter module 
 
The DC-DC converter uses a switching frequency of 5 kHz. The circuit diagram of the DC-
DC converter and the control scheme is shown in figure 5.8. The main controller units are the 
measurement section, PI regulator section, 10 kHz saw-tooth waveform generator, two 






















Figure 5.8: The circuit diagram for the DC-DC converter and controller. 
 
Where D?௖௜ and D?௖௜௜ are the primary and secondary dc-link voltages across DC-DC converter. 
 
 




A square wave generator circuit is used to generate a 10 kHz saw-tooth waveform, as shown 
in figure 5.9. Having an ideal op-amp with infinite slew rate, the output of the circuit in figure 




Figure 5.9: The saw-tooth waveform generator circuit. 
 
The PI regulator is implemented using LM741 op-amps and passive elements. The practical 
PI regulator circuit is shown in figure 5.10. The relationship between the inputs and the output 
voltages of the PI controller in figure 5.10 is: 
 D?௢ሺD?ሻ J? J?D?௣ J?D?ூD?J?J?D?௖ଵሺD?ሻ J ? D ?௖ଵଵሺD?ሻJ?ሺ ?Ǥ ?ሻ 
 
 
Figure 5.10: The practical PI regulator implementation. 
 




The proposed controller is capable of bi-directional power flow control. The PI-regulator 
controls the phase shift between ac voltages across the transformer and the inductor. The DC-
DC controller card is shown in figure 5.11. 
 
 
Figure 5.11: The DC-DC converter control card. 
 
The leakage inductance of the transformer is not big enough to provide all the required 
inductance so an additional inductor is added in series with the transformer. An ETD59 ferrite 
core is used to build the medium-frequency transformer and inductor. The ETD59 ferrite core 




Figure 5.12: The ETD59 ferrite core. 
  





Figure 5.13: The ETD59 ferrite core dynamic magnetization curve. 
 
According to figure 5.13 the maximum magnetic flux density, D?௠௔௫, to avoid magnetic 
saturation should be less than  ? ? ?D?D? and is set to D? J?  ? ? ?D?D?. The RMS value of the 
applied voltage to the transformer is D?௥௠௦ J?  ? ? ?D? with a frequency of D ? J ?   ?D ?D ?D ?. The cross 
section area of the ETD59 ferrite core is D?௘ J?  ? ? ?D?D?ଶ. According to these design 
requirements the transformer windings number of turns can be calculated using equation 5.4. 
 D ? J ? D?௥௠௦ ?Ǥ ? ? J? D?D?௘D?J?  ? ? ? ?Ǥ ? ? J?  ? ? ? ? J?ሺ ? ? ? J?  ? ?ି଺ሻ J?ሺ ? ? ? J?  ? ?ିଷሻ J?  ? ?ሺ ?Ǥ ?ሻ 
 
The size of wire used for the transformer winding is 16 SWG, with a current rating of  ?Ǥ ? ?D? 
and a diameter of  ?Ǥ ?D?D?. The skin depth for a copper wire carrying a current of 5 kHz at  ? ? ? ?D? and  ? ? ?D? are: 
D?ଵ଴଴ ?஼ J? J? ?ሺD?௖௨ሻଵ଴଴ ?஼D?D?௥D?଴ J? J?   ? J ?ሺ ? ? J?  ? ?ିଽሻሺ ?D? J?  ? ? ? ?ሻ J?ሺ ?D? J?  ? ?ି଻ሻ J?  ?Ǥ ? ? ?D?D?ሺ ?Ǥ ?ሻ 
 




D?ଶହ ?஼ J? J? ?ሺD?௖௨ሻଶହ ?஼D?D?௥D?଴ J? J?   ? J ?ሺ ? ?Ǥ ? J?  ? ?ିଽሻሺ ?D? J?  ? ? ? ?ሻ J?ሺ ?D? J?  ? ?ି଻ሻ J?  ?Ǥ ? ? ?D?D?ሺ ?Ǥ ?ሻ 

Where D?௖௨ is the resistivity of copper, D? is the angular frequency of current and D?௥D?଴ is the 
permeability of the copper. The skin depth is bigger than wire radius, which means that the 
selected wire diameter is suitable and there is no need to use litz wire.  
Practical results from the DC-DC converter capacitor voltages are shown in figures 5.14 and 
5.15. The steady state results in figure 5.14 confirm the correct operation of designed 
converter and controller. The response of DC-DC converter to a step change is shown in 




Figure 5.14: The DC-DC converter practical results in steady-state. 
 

























Figure 5.15: The DC-DC converter practical results for step-change condition. 
 
The H-bridge converter uses a Semikron SK30GH123 H-bridge module with four IGBTs, 
diodes and the associated gate drive circuits. Each IGBT is rated at 1200V, 30A and is 
capable of switching at frequencies up to 20 KHz. The H-bridge converter is shown in figure 
5.16.   
 
 



























The Semikron SK30GH123 H-bridge module is shown in figure 5.17.   
 
 
Figure 5.17: The Semikron SK30GH123 H-bridge module. 
 
The simplified circuit diagram of a IGBT gate drive circuit is shown in figure 5.18. An 
NMH0515SC DC-DC converter rated at two watts is used to produce galvanic isolation 
between the +5V supply and IGBT gate drive. An HCPL-3102 IGBT gate drive optocoupler 
is used to produce galvanic isolation between gate signal and IGBT. The IGBT’s gate is 
protected against overvoltage using two zener diodes. The diagram is presented in different 














Figure 5.18: The simplified circuit diagram of the IGBT gate driver. 
 
 
The H-bridge gate drive circuit is able to receive both electrical and optical gate signals. A 
HFBR-2521Z optical receiver by Avago Technologies receives the optical signals.  
 
 




5.5. The digital control unit  
 
The power flow control is implemented using a digital control unit. The digital control unit 
comprises of a high-performance floating-point TMS320C6713 DSP board, two ACTEL 
ProASIC3 FPGA cards with A/D converters (designed at the PEMC group at the University 
of Nottingham), a Host port interface (HPI) daughter card and a digital to optic interface 
board.  
 
The voltage control loop, current control loop and capacitor voltage balancer equations are 
implemented on the DSP in discrete form. The DSP is programmed by C language. The Texas 
Instrument TMS320C6713 DSP operates at 225MHz. The DSP operations are performed 
using thirty two-bits floating point numbers. The digital equation time-step is set to 100µs 
with a 10KHz interrupt signal. The interrupt signal is generated by the FPGA unit. The 
TMS320C6713 DSP contains eight independent functional units including two fixed-point 
ALUs, four floating and fixed point ALUs and two floating and fixed point multipliers. The 
DSP communicates with the FPGA through a thirty two-bit External Memory Interface 
(EMIF). Also there is a sixteen-bit Host Port Interface (HPI) on a DSP to communicate with 
the host PC. The digital control platform is shown in figure 5.19 and a block diagram of DSP / 
FPGA structure is shown in figure 5.20. 
 
Figure 5.19: Digital control platform 
 
 




The FPGA card is used as an interface between the DSP and the power converter. All 
measurements made by the transducers are converted to digital values using fourteen-bit A/Ds 
and transferred to DSP through FPGA. There are ten high-speed A/Ds on each FPGA card. 
An ACTEL ProASIC3 A3P1000 FPGA is used in this prototype. The A3P1000 FPGA 
contains 1,000,000 system gates or 24,576 D type flip-flops. The DSP communicates with the 
FPGA through a thirty two-bits data bus and a seven-bit address bus. The main units 
implemented on the FPGA are: 
 
x Carrier generating unit for PWM 
x Phase Shifted Cascaded PWM (PSCPWM) unit 
x Fault Trip unit 
x Watchdog timer 
x Interrupt signal generator 
x Multiplexer 
x DSP memory interface 
x Sliding mode observer unit  
 
 
Figure 5.20: The block diagram of the DSP and the FPGA structure. 
 
The carrier generator unit generates three triangle waveforms which are phase shifted by D?Ȁ ?  
radians. Three sixteen-bit counters together with sequential logic circuits are used to generate 




the triangle carrier signals. The sixteen-bit comparator and D flip-flops are used to generate 
the gate signals. The block diagram of the carrier signal generator is shown in figure 5.21 
 
 
Figure 5.21: The block diagram of the carrier signal generator. 
 
There are three carrier generator units in the FPGA, operating with a 10MHz clock signal. 
The value of “INT” input is different for each unit. The output of the carrier generator units 
are shown in figure 5.22. 
 
Figure 5.22: The block diagram of the carrier signal generator. 
 
The values of D?D?D?D?D?, D?D?D?D?, D?D?D? ?, D?D?D? ? and D?D?D? ? are defined as: 
 D?D?D?D?D? J?D?௖௟௞ ?D?௖ ǡD?D?D?D?D?D? J?  ?ሺ ?Ǥ ?ሻ 
 D?D?D? ? J? ? ?D D?D?D?D?ǡD?D?D? ? J? ? ? D?D?D?ǡD?D?D? ? J?  ?ሺ ?Ǥ ?ሻ 
 




Where D?௖௟௞ is the frequency of clock signal, which is 10MHz, and D?௖ is the frequency of 
carrier signal, which is set to 400Hz in this work. 
 
The watchdog timer ensures that the DSP communicates well with the FPGA. If this 
communication is lost for any reason, the watchdog timer sends a signal to the trip unit and 
the trip unit trips the converter operation. The interrupt generator unit comprises a thirty two-
bit counter and a sequential logic circuit that generates a 10 KHz pulse. This interrupt signal is 
sent to the DSP. The interrupt service routine operates by interrupt signal frequency. The 
outputs of the trip unit, sliding mode observer unit and A/D unit are connected to the DSP 
memory interface unit through thirty two-bit multiplexers. The DSP memory interface unit is 
connected directly to the FPGA pins. All data from the DSP to the FPGA and vice versa are 
transferred through the DSP memory interface unit. A photograph of the FPGA card is shown 
in figure 5.23. 
 
 
Figure 5.23: FPGA card (ACTEL ProASIC3 FPGA and A/D converters). 
 
The FPGA card is stackable. Several FPGA cards can be stacked and connected to a single 
DSP. The FPGA card consists of an Actel FPGA, digital input and output ports, A/D 
converters and analog data input port, which is connected to the transducers outputs. The 




output signals from the transducers are in current form, therefore the burden resistors on the 




Figure 5.24 A block diagram of the gate signal path. 
 
The gate signals generated by the PSCPWM in the FPGA are sent to an optical interface 
through the buffer unit. Figure 5.24 shows a block diagram of the gate signal path from the 
FPGA to the IGBT module. AVAGO HFBR-1521Z transmitters are used to convert the 
electrical gate drive signals to optical signals (the optic interface).  
 
5.6. The Tustin method 
 
The Tustin method is used to transform the voltage, current and capacitor voltage balancer 
equations to discrete form. The Tustin method is more precise than the Euler approximation 
method. In order to calculate an estimation of a function D?ሺD?ሻ at D? J? ሺD? J?  ?ሻD?௦ by knowing 
its value at D ? J ? D ?D ?௦ and having the time derivative of function D?ሺD?ሻ: 
 D?D?ሺD?ሻD?D?J ? D ?ሺD?ሻሺ ?Ǥ ?ሻ 
 
The slope of D?ሺD?ሻ at D ? J ? D ?D ?௦ and J ? ሺD ? J ?   ?ሻD ?௦ , which are ሺD?ሻ and ሺD?ሻ, are needed. 
An estimation of function D?ሺD?ሻ at D? J? ሺD? J?  ?ሻD?௦ by using Tustin method is: 
 D?ሾD ? J ?   ?ሿ J D ?ሾD?ሿ J ? D ?௦Ǥ  D?ሺ ?Ǥ ? ?ሻ 
Where: D? J?ሺD? J? D?ሻ ? ǡ  D? J? D?ሾD?ሿǡ D? J? D?ሾD ? J ?   ?ሿሺ ?Ǥ ? ?ሻ 
 




Point “a” at figure 5.25 shows the estimation of function D?ሺD?ሻ at D? J? ሺ ? J? D?ሻD?௦ using the 
Euler approximation method, point “b” shows the estimation of D?ሺD?ሻ using the Tustin method 










Figure 5.25: The graph demonstrating Tustin method. 
 
 
The transformation of a PI controller to discrete form using the Tustin method is explained 
below. Consider a PI controller block: 
 
 
Figure 5.26: The PI controller block. 
The PI controller equation is: 
 D?௢ሺD?ሻ J?J?D?௣ J?D?ூD?J?D?௘ሺD?ሻ D֜?D?D?ቀD?௢ሺD?ሻ J ? D ?௣D?௘ሺD?ሻቁ J ? D ?ூD?௘ሺD?ሻሺ ?Ǥ ? ?ሻ 
 
The discrete form of equation 5.12 using Tustin method is: 
 D?௢ሾD ? J ?   ?ሿ J D ?௣D?௘ሾD ? J ?   ?ሿ J D ?௢ሾD?ሿ J ? D ?௣D?௘ሾD?ሿ J ? D ?௦ ቆD?ூD?௘ሾD?ሿ J ? D ?ூD?௘ሾD ? J ?   ?ሿ ? ቇሺ ?Ǥ ? ?ሻ 




Further simplification of equation 5.13 results: 
 D?௢ሾD ? J ?   ?ሿ J D ?௢ሾD?ሿ J?J?D?௣ J?D?௦D?ூ ? J?D?௘ሾD ? J ?   ?ሿ J?J?D?௣ J?D?௦D?ூ ? J?D?௘ሾD?ሿሺ ?Ǥ ? ?ሻ 
 
Equation 5.14 has been used to transform all the PI controllers to discrete form in this work.  
 
 
5.7. Practical results  
 
The block diagram of the experimental power converter is shown in figure 5.27. The power 
converter is connected to a balanced three-phase supply. The line inductance is 11mH, the dc-
link capacitance is 1000PF and the load resistances are 59:. The dc-link voltages are set to 
45V and peak line current is 3A. The experimental converter voltage and current waveforms, 
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
Figure 5.27 The block diagram of the experimental power converter. 














































































Figure 5.31 The three-phase supply voltages. 
 
 
























































Figure 5.33: The dc-link voltages at DC-DC converter terminals. 
 
The reference value for reactive power is set to zero. Figure 5.29 shows that the phase-a 
supply voltage and line current are in phase, which confirms the unity power operation 
condition. As figure 5.33 shows, the dc-link voltages across the DC-DC converter are equal 
and this confirms the correct operation of the DC-DC converters.  
 
 
















































































































5.8. Summary  
 
The design and structure of the experimental power converter has been described in this 
chapter. The one port power converter with a DC-DC converter is constructed to validate the 
proposed sliding mode observer. The design of an analog DC-DC controller card is described. 
The practical results confirm the correct design of the converter and associated control. 














This chapter presents the practical implementation of a sliding mode observer on an FPGA 
control platform. The sliding mode observer is implemented on FPGA in fixed-point system 
using VHDL programming language. First the observer equations are transformed to discrete 
form. Then the observer equations are implemented in fixed-point system on FPGA. Because 
of limited number of gates in FPGA, to be able to fit the observer equations on FPGA, they 
are simplified as much as possible. Because of FPGA gate limitation, only observer equations 
of D?௖ଵ and D?௔ are implemented. 
6.2 Observer equations for experimental power converter 
The sliding mode observer equations for the three-phase, three-cell ideal power converter 
were derived in chapter 4. In an ideal power converter all the IGBT switches are assumed to 




be ideal. However the IGBTs used in experimental power converter are not ideal switches.  
There is a voltage drop across a real IGBT during conduction. The voltage drop across IGBTs 
should be considered in the observer equations otherwise there will be an error in any 
observed values.  The diagram and topology of the experimental power converter is shown in 
figure 6.1.  
 
(a): The experimental power converter 
 
 
(b): Topology of the experimental power converter 
 
Figure 6.1: Experimental power converter 
 
To consider the effect of non-ideal switches on observer equations, all possible states of the 
switches within an H-bridge are shown in figure 6.2. The voltage drops across the inverse 




diode, VF, and across the IGBT, VCE0, during conduction mode are functions of conducted 
current. To keep the observer equations as simple as possible, both VF and VCE0 are assumed 
to be constant and equal to  ?D?. Based on this assumption and with reference to figure 6.2 the 
output voltage at ac-side of the H-bridge for positive values of line current is ሺD?௜D?௖௜ J ?   ?ሻ and 
for negative values of line current is ሺD?௜D?௖௜ J ?   ?ሻ.  
 
 
(a): Current path for positive line current 
 
 
(b): Current path for negative line current 
 
Figure 6.2: H-bridge switch status 
 




Therefore the voltage at ac-side of H-bridge converter is: 
 D?௜D?௖௜ J ?   ?D ?D ?D ?ሺ ?௟ሻሺ ?Ǥ ?ሻ 
 
Figure 6.3 presents the switching model of the experimental power converter. 
 
 
Figure 6.3: Switching model of the power converter 
 













In a balanced three-phase system D?௡ can be derived from equation 6.2: 
 D?௡ J ? J ? ? ?J ? D ?௜D?௖௜ଽ௜ୀଵ J ?   ?D ?D ?D ?ሺ ?௔ሻ J ?   ?D ?D ?D ?ሺ ?௕ሻ J ?   ?D ?D ?D ?ሺD ?௖ሻሺ ?Ǥ ?ሻ 
 




C?C?D?D?D?D?௔ J ? J ? ?D?J?D?D?௔ J J ? D ?௜D?௖௜ଷ௜ୀଵ J ?   ?D ?D ?D ?ሺD ?௔ሻ J ? D ?௔ J D ?௡J D?D?D?D?௖ଵ J?  ? ?D?ሺD?ଵǤ D ?௔ J ? D ?௢ଵሻD?D?D?D?௖ଶ J?  ? ?D?ሺD?ଶǤ D ?௔ J ? D ?௢ଶሻD?D?D?D?௖ଷ J?  ? ?D?ሺD?ଷǤ D ?௔ J ? D ?௢ଷሻ
ሺ ?Ǥ ?ሻ 
 
The corresponding sliding mode observer equations for D?௖ଵ and D?௔ in phase-a are presented by 
equations 6.5 and 6.6.  
 
During ( D?ଵ J ? J ?  ? and D?ଶ J ?   ? and D?ଷ J ?   ? ) the observer equation is: 
 
C?C?C?
C?C?D?D?D?ଓƸ௔ J ? J ? ?D?J?D?ଓƸ௔ J ? J ?D ?௜D?J?௖௜ଷ௜ୀଵ J ?   ?D ?D ?D ?ሺ ?௔ሻ J ? D ?௔ J ? D ?J?௡J ? J ? D ?ଵ D?D?ሺଓƸ௔ J ? D ?௔ሻD?D?D?D?J?௖ଵ J?  ? ?D?ሺD?ଵǤ ଓƸ௔ J ? D ?௢ଵሻ J ? D ?ଶD?D?D?J?J?D?D?ଵD?ଵD?D?D?ሺଓƸ௔ J ? D ?௔ሻJ?ሺ ?Ǥ ?ሻ 
 
For all the other modes: 
 
C?C?C?








Where D?J?௖ଵ and ଓƸ௔ are the observed values of D?௖ଵ and D?௔ and D?J?௡ is: 
 D?J?௡ J ? J ? ? ?J ?D?௜D?J?௖௜ଽ௜ୀଵ J?ሺ ?D?D?D?ሺD?௔ሻ J ?   ?D ?D ?D ?ሺD ?௕ሻ J ?   ?D ?D ?D ?ሺD ?௖ሻሻሺ ?Ǥ ?ሻ 
 
6.3 Observer equations in discrete form 
The Euler method is used to transforms the observer equations to the discrete form. The Euler 
equation is: D?ሺD ? J ?   ?D ?ሻ J ? D ?ሺD?ሻ J ? D ?ᇱሺD?ሻǤ  ?D?ሺ ?Ǥ ?ሻ 
 




C?C?ଓƸ௔ሾD ? J ?   ?ሿ J ଓƸ௔ሾD?ሿ J?D?௦D?J?D?ଓƸ௔ሾD?ሿ J ? J ? D ?௜D?J?௖௜ଷ௜ୀଵ ሾD?ሿ J ?   ?D ?D ?D ?ሺ ?௔ሾD?ሿሻ J ? D ?௔ሾD?ሿ J ? D ?J?௡ሾD?ሿJ?J?D?௦D?ଵD?D?D?ሺଓƸ௔ሾD?ሿ J ? D ?௔ሾD?ሿሻD?J?௖ଵሾD ? J ?   ?ሿ J D ?J?௖ଵሾD?ሿ J? D?௦ ?D?ሺD?ଵǤ ଓƸ௔ሾD?ሿ J ? D ?௢ଵሾD?ሿሻJ?D?௦D?ଶD?D?D?J?J?D?D?ଵD?ଵD?D?D?ሺଓƸ௔ሾD?ሿ J ? D ?௔ሾD?ሿሻJ?
ሺ ?Ǥ ?ሻ 
 
The discrete form of equation 6.6 is: 
  
C?C?C?C?
C?C?C?ଓƸ௔ሾD ? J ?   ?ሿ J ଓƸ௔ሾD?ሿ J?D?௦D?J?D?ଓƸ௔ሾD?ሿ J ? J ? D ?௜D?J?௖௜ଷ௜ୀଵ ሾD?ሿ J ?   ?D ?D ?D ?ሺ ?௔ሾD?ሿሻ J ? D ?௔ሾD?ሿ J ? D ?J?௡ሾD?ሿJ?J?D?௦D?ଵD?D?D?ሺଓƸ௔ሾD?ሿ J ? D ?௔ሾD?ሿሻD?J?௖ଵሾD ? J ?   ?ሿ J D ?J?௖ଵሾD?ሿ J? D?௦ ?D?ሺD?ଵǤ ଓƸ௔ሾD?ሿ J ? D ?௢ଵሾD?ሿሻ
ሺ ?Ǥ ? ?ሻ 
 
In equations 6.9 and 6.10, ଓƸ௔ሾD?ሿ is the observed value of phase-a line current, D?J?௖ଵሾD?ሿ is the 
observed value of dc-link voltage D?௖ଵ, D?௔ሾD?ሿ is the measured phase-a line current, D?௔ሾD?ሿ is the 
measured phase-a supply voltage, D?௦ is the calculations time step and D?௢ଵሾD?ሿ is the load current 
of D?௖ଵ. Equations 6.9 and 6.10 will be implemented in the FPGA using a fixed-point system. 
The FPGA has a limited number of gates therefore equations 6.9 and 6.10 should be 




simplified as much as possible to occupy the minimum number of gates on FPGA. The 
multiplication and division of two numbers in fixed-point system needs lots of bits and gates, 
therefore it is desirable to minimise the number of multiplication and division actions.  
 
First D?J?௡ in equation 6.9 is substituted with the expression in equation 6.7. Combining 





C?C?ଓƸ௔ሾD ? J ?   ?ሿ J ଓƸ௔ሾD?ሿ J?D?௦D?J?D?ଓƸ௔ሾD?ሿ J ? J ?D ?௜D?J?௖௜ሾD?ሿଷ௜ୀଵ J ?   ?D ?D ?D ?ሺ ?௔ሾD?ሿሻ J ? D ?௔ሾD?ሿJ? ? ?J ?D?௜D?J?௖௜ሾD?ሿଽ௜ୀଵ J ?   ?D ?D ?D ?ሺ ?௔ሻ J ?   ?D ?D ?D ?ሺ ?௕ሻ J ?   ?D ?D ?D ?ሺ ?௖ሻቍJ?D?௦D?ଵD?D?D?ሺଓƸ௔ሾD?ሿ J ? D ?௔ሾD?ሿሻ 

D?J?௖ଵሾD ? J ?   ?ሿ J D ?J?௖ଵሾD?ሿ J? D?௦ ?D?ሺD?ଵǤ ଓƸ௔ሾD?ሿ J ? D ?௢ଵሾD?ሿሻJ?D?௦D?ଶD?D?D?J?J?D?D?ଵD?ଵD?D?D?ሺଓƸ௔ሾD?ሿ J ? D ?௔ሾD?ሿሻJ?
ሺ ?Ǥ ? ?ሻ 
 
The first step toward simplification of equation 6.11 is to assume that all the dc-link voltages 
are equal.  D?௖ଵ J ? D ?௖ଶ J ? C ? J ? D ?௖ଽሺ ?Ǥ ? ?ሻ 
 













The measurements D?௔ሾD?ሿ, D?௢ଵሾD?ሿ and D?௔ሾD?ሿ in FPGA are available through the A/D converters 
in binary form. The relationship between the real variable values and corresponding digital 
variable values are as follows: 
 D?D?D?௜I?ሾD?ሿ J?  ? ? ? ?J? ? ? ? ? J ? D ?௔ሾD?ሿǡ D?D?D?௜I?I?ሾD?ሿ J?  ? ? ? ? ? ? ? ? J ? D ?௢ଵሾD?ሿǡ D?D?D?௘I?ሾD?ሿ J?  ? ? ? ?J? ? ?Ǥ ? ? ? J ? D ?௔ሾD?ሿሺ ?Ǥ ? ?ሻ 
 
Where D?D?D?௜I?ሾ ?ሿ, D?D?D?௜I?I?ሾD?ሿ and D?D?D?௘I?ሾD?ሿ are the digital equivalents of D?௔ሾD?ሿ, D?௢ଵሾD?ሿ and D?௔ሾD?ሿ 
respectively. This would take a lot of space on the FPGA to convert the digital numbers D?D?D?௜I?ሾ ?ሿ, D?D?D?௜I?I?ሾD?ሿ and D?D?D?௘I?ሾD?ሿ to D?௔ሾD?ሿ, D?௢ଵሾD?ሿ and D?௔ሾD?ሿ. Also scaling numbers in a fixed-
point system with a limited number of bits reduces accuracy. Therefore, in order to increase 
the accuracy of the calculations and reduce the required number of gates for the observer 
equations, equation 6.13 is modified to have D?D?D?௜I?ሾ ?ሿ, D?D?D?௜I?I?ሾD?ሿ and D?D?D?௘I?ሾD?ሿ instead of D?௔ሾD?ሿ, D?௢ଵሾD?ሿ and D?௔ሾD?ሿ. Also a new variable D?D?መ ௜I?ሾD?ሿ is defined: 
 ଓƸ௔ሾD?ሿ J?D?D?መ ௜I?ሾD?ሿ J?  ? ? ? ?J? ? ? ? ? ሺ ?Ǥ ? ?ሻ 
 







C?D?D?መ ௜I?ሾD ? J ?   ?ሿ J?  ? ? ? ?J? ? ? ? ? J?D?D?መ ௜I?ሾD?ሿ J?  ? ? ? ?J? ? ? ? ? J?D?௦D?ሼD? ቆD?D?መ ௜I?ሾD?ሿ J?  ? ? ? ?J? ? ? ? ? ቇJ?D?J?௖ଵሾD?ሿ ? Ǥ ሺ ?D?ଵ J ?   ?D ?ଶ J   ?D ?ଷ J D ?ସ J ? D ?ହ J ? D ?଺ J ? D ?଻ J ? D ?଼ J ? D ?ଽሻ
J?D?D?D?௘I?ሾD?ሿ J?  ? ? ? ?J? ? ?Ǥ ? ? ? J ?   ?D ?D ?D ?ሺ ?௔ሻ J ?   ?D ?D ?D ?ሺ ?௕ሻ J ?   ?D ?D ?D ?ሺD ?௖ሻሽJ?D?௦D?ଵD?D?D? ቆD?D?መ ௜I?ሾD?ሿ J?  ? ? ? ?J? ? ? ? ? J?D?D?D?௜I?ሾD?ሿ J?  ? ? ? ?J? ? ? ? ? ቇ
 














C?C?D?D?መ ௜I?ሾD ? J ?   ?ሿ J D ?D ?መD?௜I?ሾD?ሿ J?D?௦D?ሼD?J?D?D?መ ௜I?ሾD?ሿ J?  ? ? ? ?J?J? ? ? ?D?J?௖ଵሾD?ሿǤ ሺ ?D?ଵ J ?   ?D ?ଶ J   ?D ?ଷ J D ?ସ J ? D ?ହ J ? D ?଺ J ? D ?଻ J ? D ?଼ J ? D ?ଽሻJ? ? ?Ǥ ? ?D?D?D?௘I?ሾD?ሿ J  ? ? ? ? ? ? J?  ? ? ? ?D?D?D?ሺD?௔ሻ J?  ?   ? ?D?D?D?ሺ ௕ሻ J?  ? ? ? ?D?D?D?ሺD?௖ሻሽJ? ? ? ? ?D?௦ ଵD?D?D? ቆD?D?መ ௜I?ሾD?ሿ J ? D ?D ?D ?௜I?ሾD?ሿJ? ? ? ? ? ቇ

D?J?௖ଵሾD ? J ?   ?ሿ J D ?J?௖ଵሾD?ሿ J? D?௦ ? ? ? ?D?J?D?ଵǤ J ?D ?D?መD?௜I?ሾD?ሿ J?  ? ? ? ?J? J? D?D?D?௜I?I?ሾD?ሿ J  ? ? ? ?J?J?D?௦D?ଶD?D?D?ቌJ?D?D?ଵ ଵD?D?D? ቆD?D?መ ௜I?ሾD?ሿ J ? D ?D ?D ?௜I?ሾD?ሿJ? ? ? ? ? ቇቍ
ሺ ?Ǥ ? ?ሻ 
 
To further decrease the number of required multiplication actions a new variable D?D?መ ௩I?I?ሾD?ሿ is 
defined as follows: 
 D?D?መ ௩I?I?ሾD?ሿ J? ሺ ? ? ?D?J?௖ଵሾD?ሿሻሺ ?Ǥ ? ?ሻ 
 
 







C?C?D?D?መ ௜I?ሾD ? J ?   ?ሿ J D ?D ?መD?௜I?ሾD?ሿ J?D?௦D?ሼD?J?D?D?መ ௜I?ሾD?ሿ J?  ? ? ? ?J?J?D?D?መ ௩I?I?ሾD?ሿǤ ሺ ?D?ଵ J ?   ?D ?ଶ J   ?D ?ଷ J D ?ସ J ? D ?ହ J ? D ?଺ J ? D ?଻ J ? D ?଼ J ? D ?ଽሻ J? ? ?Ǥ ? ?D?D?D?௘I?ሾD?ሿ J  ? ? ? ? ? ? J?  ? ? ? ?D?D?D?ሺD?௔ሻ J?  ?   ? ?D?D?D?ሺ ௕ሻ J?  ? ? ? ?D?D?D?ሺD?௖ሻሽJ? ? ? ? ?D?௦ ଵD?D?D? ቆD?D?መ ௜I?ሾD?ሿ J ? D ?D ?D ?௜I?ሾD?ሿJ? ? ? ? ? ቇ
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Calculations time step D?௦  ?D?D? 
Line inductance D?  ? ?D?D? 
Line resistance D?  ? ? 
dc-link capacitance D?  ? ? ? ?D?D? 
Sliding mode observer gain D?ଵ 1000 
Sliding mode observer gain D?ଶ 1000 
 
Table 6.1: The practical system parameters. 
 
Replacing the variables with the corresponding values given in table 6.1 in observer equations 






C?D?D?መ ௜I?ሾD ? J ?   ?ሿ J D ?D ?መD?௜I?ሾD?ሿ J?  ?Ǥ ? ? ? ? ?J?D?D?መ ௜I?ሾD?ሿ J?J?D?D?መ ௩I?I?ሾD?ሿǤ ሺ ?D?ଵ J ?   ?D ?ଶ J   ?D ?ଷ J D ?ସ J ? D ?ହ J ? D ?଺ J ? D ?଻ J ? D ?଼ J ? D ?ଽሻJ? ? ?Ǥ ? ?D?D?D?௘I?ሾD?ሿ J  ? ? ? ? ? ? J?  ? ? ? ?D?D?D?ሺD?௔ሻ J?  ?   ? ?D?D?D?ሺ ௕ሻJ? ? ? ? ?D?D?D?ሺ ௖ሻ J?  ? ? ? ? ?D?D?D? ቆD?D?መ ௜I?ሾD?ሿ J ? D ?D ?D ?௜I?ሾD?ሿJ? ? ? ? ? ቇቋ D?D?መ ௩I?I?ሾD ? J ?   ?ሿ J D ?D ?መD?௩I?I?ሾD?ሿ J?  ?Ǥ ? ? ? ? J?D?ଵD?D?መ ௜I?ሾD?ሿ J ? D ?ଵ   ? ? ? J? D?D?D?௜I?I?ሾD?ሿ J?  ? ? ? ?J? ? ? ? ?D?D?D?ቌJ? ?  D?ଵD?D?D? ቆD?D?መ ௜I?ሾD?ሿ J ? D ?D ?D ?௜I?ሾD?ሿJ? ? ? ? ? ቇቍቑ
ሺ ?Ǥ ? ?ሻ 
 
The observer equation 6.20 consists of several terms. Each term has different maximum and 
minimum values. It is important to know the minimum and maximum value of each term in 
order to assign proper number of bits to each term. The equation for D?D?መ ௜I?ሾD ? J ?   ?ሿ consists of 
the following terms: 
 










 D ? J ? D ?D ?መ ?௜I?ሾ ?ሿǡ D ?J ?J ?D ?D ?መD?௩I?I?ሾD?ሿǤ ሺ ?D?ଵ J ?   ?D ?ଶ J   ?D ?ଷ J D ?ସ J ? D ?ହ J ? D ?଺ J ? D ?଻ J ? D ?଼ J ? D ?ଽሻ D? J? J? ? ?Ǥ ? ?D?D?D?௘I?ሾ ሿǡD? J?  ? ? ? ? ? ?ǡD? J? J? ? ? ? ?D?D?D?ሺD?௔ሻǡD? J? J? ? ? ? ?D?D?D?ሺD?௕ሻǡ D? J? J? ? ? ? ?D?D?D?ሺD?௖ሻǡD? J? J? ? ? ? ? ?D?D?D? ቆD?D?መ ௜I?ሾD?ሿ J ? D ?D ?D ?௜I?ሾD?ሿJ? ? ? ? ? ቇ 
 
The equation for D?D?መ ௩I?I?ሾD ? J ?   ?ሿ consists of the following terms: 
 D?D?መ ௩I?I?ሾD ? J ?   ?ሿ J D ?D ?መD?௩I?I?ሾD?ሿ J?  ?Ǥ ? ? ? ? ሼD ? J ? D ? J ? D ? J ? D ? J ? D ?ሽሺ ?Ǥ ? ?ሻ 
Where: 
 D ? J ? D ?ଵD?D?መ ௜I?ሾD?ሿǡD? J? J?D?ଵ ? ? ? ?ǡD? J? D?D?D?௜I?I?ሾD?ሿǡD? J? J? ? ? ? ? D? J?  ? ? ? ?D?D?D?ቌJ?   ?D?ଵD?D?D? ቆD?D?መ ௜I?ሾD?ሿ J ? D ?D ?D ?௜I?ሾD?ሿJ? ? ? ? ? ቇቍ 
 
Each number has a sign, an integer part and a decimal part. In a fixed-point system one bit has 
been assigned for each number to represent the sign. The absolute maximum value of each 
number determines the number bits that have been assigned for integer part. The accuracy of 
number and calculation is related to the number of bits that have been assigned for the 
decimal part. The term D? is redefined as follows: 
 D? J? J? ? ? ? ?D?D ሺD?௔ሻ J ? J ?J? ? ? ? ? D?௔ J 倃 ? ? ? ? ? D?௔ J 伃 ? 
J? C?C?
C?J? ? ? ? ?D?D?D?௜I?ሾD?ሿ J?  ? ? ? ?J? ? ? ? ? J 倃 ? ? ? ? ? D?D?D?௜I?ሾD?ሿ J?  ? ? ? ?J? ? ? ? ? J 伃 ? J? ቊJ? ? ? ? ? D?D?D?௜I?ሾD?ሿ J 伃 ?  ?  ?  ? ? ? ? ? D?D?D?௜I?ሾD?ሿ J 倃 ?  ?  ?  ?ሺ ?Ǥ ? ?ሻ 
 
 




In order to define the terms D? and D? as digital variables, a new term D?ଵ is defined: 




C?C?C?  ? ? ? ? D?D?መ ௜I?ሾD?ሿ J ? D ?D ?D ?௜I?ሾD?ሿJ? ? ? ? ? J 伍 ?  ?J? ? ? ? ?Ǥ ቆD?D?መ ௜I?ሾD?ሿ J ? D ?D ?D ?௜I?ሾD?ሿJ? ? ? ? ? ቇ J ?  ? J ?D?D?መ ௜I?ሾD?ሿ J ? D ?D ?D ?௜I?ሾD?ሿJ? ? ? ? ? J 伍 ?  ?J? ? ? ? ? D?D?መ ௜I?ሾD?ሿ J ? D ?D ?D ?௜I?ሾD?ሿJ? ? ? ? ? J 倍 ?  ?
 
 
J? J?  ? ? ? ? D?D?መD?௜I?ሾD?ሿ J ? D ?D ?D ?௜I?ሾD?ሿ J J? ? ? ? ?D?D?መ ௜I?ሾD?ሿ J ? D ?D ?D ?௜I?ሾD?ሿ J? ? ? ? ? J? D?D?መ ௜I?ሾD?ሿ J ? D ?D ?D ?௜I?ሾD?ሿ J J? ? ? ? ?J? ? ? ? ? D?D?መD?௜I?ሾD?ሿ J ? D ?D ?D ?௜I?ሾD?ሿ J J? ? ? ? ?ሺ ?Ǥ ? ?ሻ 
 
Therefore the term D? can be calculated as: 
D? J? J? ? ? ? ? ?D?D?D? ቆD?D?መ ௜I?ሾD?ሿ J ? D ?D ?D ?௜I?ሾD?ሿJ? ? ? ? ? ቇ J ?   ?  ?Ǥ  ? J ? D ?ଵሺ ?Ǥ ? ?ሻ 
 
The term D? as a digital variable can be calculated as: 
 
D? J?  ? ? ? ?D?D?D?ቌJ?   ?D?ଵD?D?D? ቆD?D?መ ௜I?ሾD?ሿ J ? D ?D ?D ?௜I?ሾD?ሿJ? ? ? ? ? ቇቍ J?  ? ? ? ?D?D?D?J?ଵ D?ଵ ? ? ?Ǥ ? ?J? 
J? C?C?C?
C?C? J? ? ? ? ? D?ଵ D?ଵ ? ? ?Ǥ ? ?J 伍 ?  ? ? ? ? ?ǤJ?D?ଵ D?ଵ ? ? ?Ǥ ? ?J? J? ? J? D?ଵ D?ଵ ? ? ?Ǥ ? ?J 伍 ?  ? ? ? ? ? D?ଵ D?ଵ ? ? ?Ǥ ? ?J 倍 ?  ?
 
J? J?J? ? ? ? ? D?ଵ ଵ J? J? ? ? ?Ǥ ? ? ? ?ሺD?ଵD?ଵሻ J? ? ? ?Ǥ ? ? J? D?ଵD?ଵ J? J? ? ? ?Ǥ ? ? ? ? ? ? D?ଵ ଵ J? J? ? ? ?Ǥ ? ?ሺ ?Ǥ ? ?ሻ 
 





6.4 Observer equations in fixed-point 
It is important to calculate the absolute maximum of each term in order to avoid any overflow 
in the calculations. In a binary system, shifting the number to left by one bit means 
multiplication by 2 and shifting the binary number to right by one bit means division by 2. 
The 2’s complement system is used to do the mathematical operations in binary. 
 
The digital numbers D?D?D?௜I?ሾ ?ሿǡ D ?D?D?௜I?I?ሾ ሿ and D?D?D?௘I?ሾD?ሿ are 14-bit integer numbers. The 
absolute maximum of the line current is assumed to be 5A. The absolute maximum of the 
supply voltage is 250V and the maximum value of the dc-link voltage is set to 120V. In order 
to have good accuracy of the observer equations in fixed-point system, fifty five-bits are 
assigned for the D?D?መ ௜I?ሾD?ሿ, where 14 bits are for integer part and 41 bits for decimal part. Also 
55 bits are assigned for the digital variable D?D?መ ௩I?I?ሾD?ሿ. The maximum value of D?D?መ ௩I?I?ሾD?ሿ is 
equal to  ? ? ? J?  ? ? ? J?  ? ? ? ? ?. Therefore 16 bits are used for integer part of D?D?መ ௩I?I?ሾD?ሿ and the 
other 39 bits are assigned for decimal part.  
 
The relationship between the absolute maximum value of a number and the required number 
of bits in integer part of corresponding binary value is described in this part. By using D? bits 
in integer part of a binary number, it is possible to have the equivalent decimal value up to ሺ ?௡ J ?   ?ሻ. If the absolute maximum value exceeds ሺ ?௡ J ?   ?ሻ, then ሺD ? J ?   ?ሻ bits are required in 
integer part of a binary number. Therefore D? bits are needed in integer part of a binary number 












Figure 6.4 to 6.22 shows the formation of these variables. The sign bit is shown in green, the integer bits are displayed in white and decimal bits 
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S a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a 
Figure 6.4: The binary representation of digital variables D?D?D?௜I?ሾD?ሿ, D?D?D?௜I?I?ሾD?ሿ , D?D?D?௘I?ሾD?ሿ, D ? J ? D ?D ?መ ?௜I?ሾ ?ሿ and D?D?መ ௩I?I?ሾD?ሿ 
 




As variable D? could be either positive or negative, one bit is assigned to show the sign, 20 bits are used for integer part and 35 bit are used for 
decimal part of D?. The formation of variable D? is shown in figure 6.5.  
 D ? J ? J ?D ?D ?መD?௩I?I?ሾ ?ሿǤ ሺ ?D?ଵ J ?   ?D ?ଶ J   ?D ?ଷ J D ?ସ J ? D ?ହ J ? D ?଺ J ? D ?଻ J ? D ?଼ J ? D ?ଽሻሺ ?Ǥ ? ?ሻ 
   ? J 伇 ?D ?መD?௩I?I?ሾD?ሿ J?  ? ? ? ? ? ֜  J? ? ? ? ? ? ? J? D? J? J? ? ? ? ? ? ?ሺ ?Ǥ ? ?ሻ 
 

















































































































s a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a 
Figure 6.5: The binary representation of digital variable D? 
 
As variable D? could be either positive or negative, one bit is assigned to show the sign, 21 bits are used for integer part and 34 bits are used for 
decimal part of D?. Variable D? is shown in figure 6.6. D ? J ? J ?  ?  ?Ǥ  ?  ?D ?D ?D ?௘I?ሾDሿሺ ?Ǥ ? ?ሻ 
 ሺ ? ?Ǥ ? ?ሻଵ଴ J? ሺ ? ? ? ? ? ? ?Ǥ ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ?ሻଶሺ ?Ǥ ? ?ሻ 

















































































































s a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a 
Figure 6.6: The binary representation of digital variable D? 
 
 




D? J?  ? ? ? ? ? ?ሺ ?Ǥ ? ?ሻ 
 ሺ ? ? ? ? ? ?ሻଵ଴ J? ሺ ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ?ሻଶሺ ?Ǥ ? ?ሻ 















































































































1 0 1 1 1 0 1 1 0 1 0 1 0 1 0 0 1 1 0 0                                    





Variable D? could be either +5604 or -5604 therefore one bit is assigned to show the sign and 13 bits are used for integer part. Variable D? is 
shown in figure 6.8. 
 D? J? J? ? ? ? ?D?D?D?ሺD?௔ሻሺ ?Ǥ ? ?ሻ 
 ሺ ? ? ? ?ሻଵ଴ J? ሺ ? ? ? ? ? ? ? ? ? ? ? ? ?ሻଶሺ ?Ǥ ? ?ሻ 
 
 

















































































































S 1 0 1 0 1 1 1 1 0 0 1 0 0                                           








Variables D? and D? could be either +2802 or -2802, therefore one bit is assigned to show the sign and 12 bits are used for integer part.  D? J? J? ? ? ? ?D?D?D?ሺD?௕ሻǡD? J? J? ? ? ? ?D?D?D?ሺD?௖ሻሺ ?Ǥ ? ?ሻ 
 ሺ ? ? ? ?ሻଵ଴ J? ሺ ? ? ? ? ? ? ? ? ? ? ? ?ሻଶሺ ?Ǥ ? ?ሻ 















































































































S 1 0 1 0 1 1 1 1 0 0 1 0                                           
Figure 6.9: The binary representation of D?and D? 
 D?ଵ J? J? ? ? ? ?D?D?D? ቆD?D?መ ௜I?ሾD?ሿ J ? D ?D ?D ?௜I?ሾD?ሿJ? ? ? ? ? ቇ J ?J?  ? ? ? ? D?D?መD?௜I?ሾD?ሿ J ? D ?D ?D ?௜I?ሾD?ሿ J J? ? ? ? ?D?D?መ ௜I?ሾD?ሿ J ? D ?D ?D ?௜I?ሾD?ሿ J? ? ? ? ? J? D?D?መ ௜I?ሾD?ሿ J ? D ?D ?D ?௜I?ሾD?ሿ J J? ? ? ? ?J? ? ? ? ? D?D?መD?௜I?ሾD?ሿ J ? D ?D ?D ?௜I?ሾD?ሿ J J? ? ? ? ?ሺ ?Ǥ ? ?ሻ 
 
The 56-bit variable D?ଵ could be either positive or negative. Therefore, one bit is assigned to show the sign.  
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Figure 6.10: The binary representation of digital variable D?ଵ 
 




 D ⨍ ?   ?  ?Ǥ  ? J ? D ?ଵሺ ?Ǥ ? ?ሻ 
 ሺ ? ?Ǥ ?ሻଵ଴ J? ሺ ? ? ? ?Ǥ ? ? ? ? ? ? ? ? ? ?ሻଶሺ ?Ǥ ? ?ሻ 
 J? ? ? ? ? J? D?ଵ J  ? ? ? ? ֜  J? ? ? ? ? ? J? D? J?  ? ? ? ? ?ሺ ?Ǥ ? ?ሻ 
 
As variable D? could be either positive or negative, one bit is assigned to show the sign, 14 bits are used for integer part and 38 bits are used for 
decimal part. 
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C? J? ? ? ? ? ? J? D? J?  ? ? ? ? ?J? ? ? ? ? ? ? J? D? J? J? ? ? ? ? ? ?J? ? ? ? ? ? ? ? J? D? J? J? ? ? ? ? ? ?D? J?  ? ? ? ? ? ?D? J? J? ? ? ? ?D?D?D?ሺD?௔ሻD? J? J? ? ? ? ?D?D?D?ሺD?௕ሻD? J? J? ? ? ? ?D?D?D?ሺD?௖ሻJ? ? ? ? ? ? J? D? J?  ? ? ? ? ?C?C?C?
C?C?C?
C?
֜  J? ? ? ? ? ? ? ? J?ሺD ? J ? D ? J ? D ? J ? D ? J ? D ? J ? D ? J ? D ? J ? D ?ሻ J?    ?   ?   ?  ሺ ?Ǥ ?  ሻ 
 
 




The absolute maximum of ሺD ? J ? D ? J ? D ? J ? D ? J ? D ? J ? D ? J ? D ? J ? D ?ሻ is equal to    ? ? ?   ? ?, therefore 21 bits are required in integer part, 41bits are 
used in decimal part and one bit is used for sign. The digital variable ሺD ? J ? D ? J ? D ? J ? D ? J ? D ? J ? D ? J ? D ? J ? D ?ሻ is shown in figure 6.12.  
 D ?ǡ D ?ǡ D ?ǡ D ?ǡ D ?ǡ D ?ǡ D ?ǡ D ? 
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ሺ ?Ǥ ? ? ? ? ?ሻଵ଴ J? ሺ ?Ǥ ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ?ሻଶሺ ?Ǥ ? ?ሻ 
 J? ? ? ? J? J?J? ?Ǥ ? ? ? ? ? J?ሺD ? J ? D ? J ? D ? J ? D ? J ? D ? J ? D ? J ? D ? J ? D ?ሻJ? J?  ? ? ?ሺ ?Ǥ ? ?ሻ 
The absolute maximum of J?J? ?Ǥ ? ? ? ? ? J?ሺD J ? D ? J ? D ? J ? D ? J ? D ? J ? D ? J ? D ? J ? D ?ሻJ? is equal to  ?   ?, therefore 8 bits are required in integer part, 
41bits are used in decimal part and one bit is used for sign. 
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Figure 6.13: The binary representation of digital variable  J? ?Ǥ ? ? ? ? ? J?ሺD ? J ? D ? J ? D ? J ? D ? J ? D ? J ? D ? J ? D ? J ? D ?ሻ  D?D?መ ௜I?ሾD ? J ?   ?ሿ J D ?D ?መD?௜I?ሾD?ሿ J?  ?Ǥ ? ? ? ? ?ሼD J?D? J? D? J? D? J? D? J? D? J? D? J? D?ሽሺ ?Ǥ ? ?ሻ 
 J? ?Ǥ ? ? ? ? ?ሼD? J?D? J? D? J? D? J? D? J? D? J? D? J? D?ሽǡD?D?መD௜I?ሾ ሿ 
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Figure 6.14: The binary representation of digital variable  D?D?መ ௜I?ሾD ? J ?   ?ሿ J D ?D ?መD?௜I?ሾD?ሿ J?  ?Ǥ ? ? ? ? ?ሼD ? J ?D ? J ? D ? J ? D ? J ? D ? J ? D ? J ? D ? J ? D ?ሽ 
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Figure 6.15: The binary representation of digital variable  D ? J ? D ?ଵD?D?መ ௜I?ሾD?ሿ 
 
The variable D? could be zero, +8136 or -8136 therefore one bit is assigned to show the sign and 13 bits are used for integer part. The digital 
variable D? is shown in figure 6.16. 

















































































































S 1 1 1 1 1 1 1 0 0 1 0 0 0                                           
Figure 6.16: The binary representation of D ? J ? J ?D ?ଵ ? ? ? ? 
 
 
The variable D? is a positive integer with an absolute maximum of equal to 12339. Therefore 14 bits are required for integer part of its binary 
representation which is shown in figure 6.17 















































































































a a a a a a a a a a a a a a                                          
Figure 6.17: The binary representation of  D ? J ? D ?D ?D ?௜I?I?ሾ ሿ 
 




The variable D? is a negative integer with an absolute maximum of equal to 8136. Therefore one bit is need as sign bit and thirteen bits are 
required for integer part of its binary representation which is shown in figure 6.18. 
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The absolute maximum of D? is equal to  ? ? ? ?, therefore twelve bits are required in integer part, forty-one bits are used in decimal part and one 
bit is used for sign. 
 
 
 D? J?  ? ? ? ?D?D?D?ቌJ?   ?D?ଵD?D?D? ቆD?D?መ ௜I?ሾD?ሿ J ? D ?D ?D ?௜I?ሾD?ሿJ? ? ? ? ? ቇቍ J ? J ?J? ? ? ? ? D?ଵ ଵ J? J? ? ? ?Ǥ ? ? ? ?ሺD?ଵD?ଵሻ J? ? ? ?Ǥ ? ? J? D?ଵD?ଵ J? J? ? ? ?Ǥ ? ? ? ? ? ? D?ଵ ଵ J? J? ? ? ?Ǥ ? ?ሺ ?Ǥ ? ?ሻ 
 ሺ ? ?ሻଵ଴ J? ሺ ? ? ? ? ?ሻଶሺ ?Ǥ ? ?ሻ 
 
 
Where D?ଵ is presented in equation 6.38. The binary representation of the digital variable D? is shown in figure 6.19. 
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The absolute maximum of ሺD ? J ? D ? J ? D ? J ? D ? J ? D ?ሻ is equal to    ? ? ? ?, therefore fifteen bits are required in integer part, forty one bits are used in 
decimal part and one bit is used for sign. 
 
C?C?C?
C?C?J? ? ? ? ? ? J? D? J? J? ? ? ? ? ?J? ? ? ? ? J? D? J? J? ? ? ? ?J? ? ? ? ? J? D? J? J? ? ? ? ? ?D? J? J? ? ? ? ?J? ? ? ? ? J? D? J? J? ? ? ? ?C?C?C?
C?C?֜  J? ? ? ? ? ? J?ሺD ? J ? D ? J ? D ? J ? D ? J ? D ?ሻ J?  ? ?   ? ?ሺ ?Ǥ ? ?ሻ 
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According to equation 6.52 the absolute maximum of ሺD ? J ? D ? J ? D ? J ? D ? J ? D ?ሻ is equal to 31524, therefore the absolute maximum of J?J? ?Ǥ ? ? ? ? ? ? J?D?J?D?J?D?J?D?J?D? is equal to  ? ?. So four bits are required in integer part, forty one bits are used in decimal part and one bit is used for sign. The 
binary representation of the digital variable J?J? ?Ǥ ? ? ? ? ? ? J?ሺD J ? D ? J ? D ? J ? D ? J ? D ?ሻJ  is shown in figure 6.21. 
 
 ሺ ?Ǥ ? ? ? ? ? ?ሻଵ଴ J? ሺ ?Ǥ ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ?ሻଶሺ ?Ǥ ? ?ሻ 
 J? ? ? J? J?J? ?Ǥ ? ? ? ? ? ? J?ሺD ? J ? D ? J ? D ? J ? D ? J ? D ?ሻJ J?  ?  ሺ ?Ǥ ? ?ሻ 
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The binary representation of the digital variable D?D?መ ௩I?I?ሾD ? J ?   ?ሿ is shown in figure 6.22. 
 D?D?መ ௩I?I?ሾD ? J ?   ?ሿ J D ?D ?መD?௩I?I?ሾD?ሿ J?  ?Ǥ ? ? ? ? ? ?ሺD ? J ? D ? J ? D ? J ? D ? J ? D ?ሻሺ ?Ǥ ? ?ሻ 
 J? ?Ǥ ? ? ? ? ? ?ሺD ? J ? D ? J ? D ? J ? D ? J ? D ?ሻǡ D?መ ௩I?I?ሾ ሿ 
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Figure 6.22: The binary representation of digital variable D?D?መ ௩I?I?ሾD ? J ?   ?ሿ J D ?D ?መD?௩I?I?ሾD?ሿ J?  ?Ǥ ? ? ? ? ? ?ሺD ? J ? D ? J ? D ? J ? D ? J ? D ?ሻ 
 





Figure 6.23: Practical implementation of the observer equation in FPGA. 




The block diagram of the practical implementation of the observer in FPGA is presented in 
figure 6.23. The calculation time-step is controlled by a  ? ? ?D?D⨇? clock. This is relatively a 
high clock frequency. As mentioned earlier the duration of the observable states within a 
period are very limited and decreases as the number of cascaded H-bridges increases. In order 
to have precise observed values it is necessary to have enough number of calculation steps 
within an observable state. For a multilevel inverter, having three cascaded H-bridge a  ? ? ?D?D⨇? clock gives acceptable results. Obviously the clock frequency should be increased 
for a multilevel inverter with more cascaded H-bridges.  
 
The 14-bit D type flip-flops are used to sample the digital variables with a frequency of  ? ? ?D?D⨇? to be used in observer equations.  There are eighteen switching states produced by 
PWM unit in the FPGA platform. Two switching states are sent to each H-bridge converter. 
Therefore 18-bit D type flip-flops are used to sample the switching states with a frequency of  ? ? ?D?D⨇? to be used in observer equations.  Also two 55-bit D type flip-flops are used to 
converter the observer output at step D ? J ?   ? to observer output at step D?. 
 
 
6.5   Practical results of observer 
The practical results of the observer are presented in figures 6.24 – 6.26. In figure 6.24 the 
measured and observed values of D?௖ଵ and D?௔ under steady state conditions are presented.  
 
Figure 6.24 a) Practical results of observer under steady state conditions, D?௖ଵ and D?J?௖ଵ 




























Figure 6.24 b) Practical results of observer under steady state conditions, D?௔ and ଓƸ௔ 
 
 
In order to verify the proposed observer performance under step change condition, two step 
changes are applied in input power at D? J?  ?Ǥ ? ?D?D?D? and D? J?  ?Ǥ ? ?D?D?D?. The dc-link voltages 


































































Figure 6.26: Practical results of D?௖ଵ J? D?௖ଽ under step change in input power 
 
All the dc-link voltages have the same change. The observer result is shown in figure 6.25. 
The practical results confirm that the observer work well under step change condition. 
 


























































































































In this chapter the sliding mode observers based on equivalent control method have been 
implemented practically on FPGA using VHDL programming language in fixed point system. 
The 2’s complement method has been used to perform mathematical operations in binary. The 
switching model of practical power converter considering the effect of real IGBTs is 
presented. In order to increase the accuracy of calculations and to reduce the required gates 
for observer implementations, the observer equations are modified in way to have digital 
variables instead of real variables. Finally practical results of observer on three-phase and 
three-cell prototype power converter are presented. Practical results confirm the efficiency of 
proposed observer in power converter applications.  












Multilevel power converters are widely used in medium voltage applications. There are 
several topologies for multilevel power converters. The cascaded H-bridge converter is one of 
multilevel power converter topologies with modular structure. The three-phase cascaded H-
bridge converter is the possible topology for the power electronic substation and is considered 
in this work. The power electronic substation could be capable of providing Voltage ratio 
adjustment, Frequency changing, Phase changing, Asymmetric load current cancellation, 
Voltage asymmetry cancellation, Reactive power control, Active power control and Harmonic 
cancellation in a power network. To achieve any of these functions, a number of control loops 
are required. 
 
Three control loops include a current control loop, voltage control loop and capacitor 
balancing loop have been implemented at port-A and a current control loop has been 
implemented at port-B. The D?D? transformation has been used to decouple the system 
equations. The control loops are designed based on the “root locus method”. Phase-Shifted-
Cascaded PWM has been selected and implemented as the power converter modulation 
technique. 




In order to increase the control system reliability, a capacitor voltage observer is implemented 
on the power converter to have redundant knowledge of dc-link voltages. Several observation 
methods have been considered for this application. A sliding mode observer (SMO) based on 
the equivalent control method has been chosen and implemented on a two-port power 
converter. The selected SMO is easy to implement practically and is robust against some of 
uncertainties in system model or system parameters. In order to avoid chattering and high 
frequency discontinuous signals a piecewise linear approximation of the D?D?D?ሺሻ function has 
been used in observer equation.  
 
The first step in observer design procedure is to check the system observability. In the 
multilevel cascaded H-bridge converter, system observability depends on the system 
switching states. It has been shown that only a small percentage of a switching period is fully 
observable and the observable states decrease as the number of cascaded H-bridge cells 
increases. During unobservable modes the voltage observer tracks the voltage ripples without 
trying to decrease the offset between observed and measured values. During unobservable 
modes, any uncertainty in capacitance value or any measurement error in currents will result 
in voltage drift.  
In order to have precise observed values it is necessary to have enough number of calculation 
steps within an observable state. For a multilevel inverter, having three cascaded H-bridge a  ? ? ?D?D⨇? clock gives acceptable results. Obviously the clock frequency should be increased 
for a multilevel inverter with higher number of cascaded H-bridges.
 
In the two-port power converter, the selected SMO is robust only against variation in 
capacitance value and measurement error in output current. The measurement error in output 
current is caused by the DC-DC converters. Any other variation in parameter values or any 
simplification in system model will result in voltage drift in observer output. In practical 
power converter the voltage drop across IGBT switches should be modeled in observer 
equations. Application of the SMO without considering the small voltage drop across the 
IGBT switches will cause offset in observer results. 
  




To validate the proposed observer a three-phase three-cell power converter has been 
constructed. The sliding mode observers based on the equivalent control method has been 
implemented practically on the FPGA using a VHDL programming language with fixed point 
numbers. The voltage drop on the IGBT switches during conduction mode is considered in 
observer equations to improve the accuracy of the observer equations. The calculation time-
step is controlled by a  ? ? ?D?D⨇? clock. Practical results confirm the correct operation of the 
proposed observer in this power converter application. The following section summarizes the 
achievements and contributions of thesis.  
 
7.1. Achievements and new contributions 
 
The achievement and new contributions related to the challenges and difficulties of the dc-
link voltage observation in the two-port power converter are presented in this section. The 
main challenges which have been discussed in section 1.1 are listed below.  
 
x Complex structure of the power converter doesn’t allow having exact mathematical 
model of the system hence an approximated model of system has been used to 
construct the observer equations. 
 
x The magnetizing and core loss currents in the medium frequency transformers of the 
DC-DC converters introduce error in the output current measurements. 
 
x In practical cases the capacitance value are different from the nominal value and there 
is always uncertainty in capacitance. 
 
x The system observability depends on the power converter switching states. The dc-
link voltages are observable during a very small fraction of a switching period. The 
duration of observable states decreases as the number of cascaded H-bridges increases. 
 
The solution for each challenge and also the new achievements of thesis are listed as follows: 
  




x Since the presence of the DC-DC converter in each module of the power converter 
increases the system model complexity, a simplified model has been presented in 
section 4.6. Based on this model the observer equations have been constructed. 
  
x An observer has been designed which is robust to output current measurement error 
caused by magnetizing and core loss currents in the medium-frequency transformers.  
 
x An observer has been designed which is robust to capacitance value changes. 
  
x The challenge of observability has been addressed. This has entailed the calculation 
being controlled by a  ? ? ?D?D⨇? clock. For a multilevel inverter, having three cascaded 
H-bridge a  ? ? ?D?D⨇? clock gives acceptable results. As observable states are only a 
small fraction of a switching period, such a high frequency is necessary.  
 
x The SMO using the equivalent control method has no robustness to model mismatch 
because of the voltage drop across IGBT switches. An improved mathematical model 
that considers the voltage drops across switches has been developed in section 6.3.  
 
It has been shown that the selected observer is suitable for the two-port power converter. 
However some further work is needed to be done. A list of possible further work is listed in 
the following section. 
 
7.2. Further work 
 
x Observing all dc-link voltages using an FPGA with bigger number of gates or may be 
using several FPGAs or combination of both solutions. 
 
x Implementation of observer to a multilevel inverter with higher number of cells to 
prove its applicability for multilevel inverters having more than three cells. 
 




x Choosing optimum sampling frequency for observer equations in multilevel inverters 
with different number of cells. 
 
x Using the dc-link observed values instead of measured values in feedback loops to 
validate the practical applicability of the proposed observation method in closed loop 
applications.  
 
x Applying observer at both ports of power converter and using the observed values in 
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